Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Plural recrystallized semiconductor layers
Reexamination Certificate
2005-11-22
2005-11-22
Eckert, George (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Plural recrystallized semiconductor layers
C257S064000, C257S255000, C257S619000, C257S903000
Reexamination Certificate
active
06967351
ABSTRACT:
The present invention provides a device design and method for forming the same that results in Fin Field Effect Transistors having different gains without negatively impacting device density. The present invention forms relatively low gain FinFET transistors in a low carrier mobility plane and relatively high gain FinFET transistors in a high carrier mobility plane. Thus formed, the FinFETs formed in the high mobility plane have a relatively higher gain than the FinFETs formed in the low mobility plane. The embodiments are of particular application to the design and fabrication of a Static Random Access Memory (SRAM) cell. In this application, the bodies of the n-type FinFETs used as transfer devices are formed along the {110} plane. The bodies of the n-type FinFETs and p-type FinFETs used as the storage latch are formed along the {100}. Thus formed, the transfer devices will have a gain approximately half that of the n-type storage latch devices, facilitating proper SRAM operation.
REFERENCES:
patent: 3603848 (1971-09-01), Sato et al.
patent: 3969753 (1976-07-01), Thorsen et al.
patent: 4268848 (1981-05-01), Casey et al.
patent: 4768076 (1988-08-01), Aoki et al.
patent: 4857986 (1989-08-01), Kinugawa
patent: 4933298 (1990-06-01), Hasegawa
patent: 5317175 (1994-05-01), Throngnumchai
patent: 5384473 (1995-01-01), Yoshikawa et al.
patent: 5394358 (1995-02-01), Huang
patent: 5536962 (1996-07-01), Pfiester
patent: 5614426 (1997-03-01), Funada et al.
patent: 5698893 (1997-12-01), Perera et al.
patent: 5729045 (1998-03-01), Buynoski
patent: 5945690 (1999-08-01), Saito et al.
patent: 5960271 (1999-09-01), Wollesen et al.
patent: 5970330 (1999-10-01), Buynoski
patent: 6190949 (2001-02-01), Noguchi et al.
patent: 6194273 (2001-02-01), Matsuura et al.
patent: 6245615 (2001-06-01), Noble et al.
patent: 6483171 (2002-11-01), Forbes et al.
patent: 6657259 (2003-12-01), Fried et al.
Aoki et al., Fully Symmetric Cooled CMOS on (110) Plane, Aug. 1989, IEEE, Transactions on Electron Devices, vol. 36, No. 8, pp. 1429-1433
Sayama et al., Effect of <100> Channel Direction for High Performance SCE Immune pMOSFET with Less Than 0.15um Gate Length, 1999, IEEE, IEDM, pp. 99-657-60.
Fried David M.
Mann Randy W.
Muller K. Paul
Nowak Edward J.
Eckert George
Sabo William D.
Schmeiser Olsen & Watts
LandOfFree
Finfet SRAM cell using low mobility plane for cell stability... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Finfet SRAM cell using low mobility plane for cell stability..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Finfet SRAM cell using low mobility plane for cell stability... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3469874