Fine/coarse wired-or tapped delay line

Details Fine/coarse wired-or tapped delay line Fine/coarse wired-or tapped delay line

1991-11-01

1993-09-07

Ng, Jin F.

Electrical transmission or interconnection systems

With nonswitching means responsive to external nonelectrical...

Temperature responsive

307590, 328104, H03K 508, H03K 1700

Patent

active

052432270

ABSTRACT:
The present invention is directed to a delay line for providing fine timing adjustment on subsequent edges of an input signal. The delay line comprises a plurality of delay elements for fine tuning the position in time of the timing edges of the input signal. Each delay element has a data input and data output where the data output is connected to the subsequent delay element's data input, thereby forming a delay line with delay elements connected in series. This implementation facilitates the addition of fine increments of delay to be added to the input signal and thereby enable fine tuning of timing edges. Also, included is a wired-OR multiplexor having data inputs connected to the data outputs of the plurality of the delay elements and a control input to select a particular data output to thereby provide an output signal having delayed timing edges.

REFERENCES:
patent: 4028979 (1977-06-01), Luce
patent: 4473762 (1984-09-01), Iwahashi
patent: 4489342 (1984-12-01), Gollinger et al.
patent: 4499387 (1985-02-01), Konishi
patent: 4504749 (1985-03-01), Yoshida
patent: 4626716 (1986-12-01), Miki
patent: 4638191 (1987-01-01), Baumgartner et al.
patent: 4644184 (1987-02-01), Miyawaki et al.
patent: 4700089 (1987-10-01), Fujii et al.
patent: 4754164 (1988-06-01), Flora et al.
patent: 4820944 (1989-04-01), Herlein et al.
patent: 4845390 (1989-07-01), Chan
patent: 4899071 (1990-02-01), Morales
patent: 4922140 (1990-05-01), Gahle et al.
patent: 4947064 (1990-08-01), Kim et al.
patent: 5012141 (1991-04-01), Tomisawa
patent: 5081380 (1992-01-01), Chen
"A 10-ps Resolution, Process-Insensitive Timing Generator IC", Otsuji et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 19, 1989, pp. 1412-1418.
"A 3-ns Range . . . Utilizing Si Bipolar", Otsuji et al., IEEE Journal of Solid State Circuits, vol. 26, No. 5, May 19, 1991, pp. 806-811.
"Integrated Pin Electronics for VLSI Functional Testers", Gasbarro et al., IEEE Journal of Solid State Circuits, vol. 24, No. 2, Apr. 1989, pp. 331-337.
"Bt605 125 MHz 10KH ECL Compatible Programmable Timing Edge Vernier", Brooktree Corp. 9950 Barnes Canyon Rd., San Diego, Calif. 92121, pp. 9-17-9-28.
"Integrated Pin Electronics For A VLSI Test System", Branson et al., IEEE 1988 International Test Conference, pp. 23-27.

Affiliated with

Also associated with

Rating

Fine/coarse wired-or tapped delay line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fine/coarse wired-or tapped delay line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fine/coarse wired-or tapped delay line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-490189