Pulse or digital communications – Equalizers – Automatic
Reexamination Certificate
2005-04-05
2005-04-05
Liu, Shuwang (Department: 2634)
Pulse or digital communications
Equalizers
Automatic
C375S229000, C375S230000, C375S296000, C370S419000
Reexamination Certificate
active
06876699
ABSTRACT:
A filter circuit, method of configuring the filter circuit, and a bit pump and transceiver employing the circuit and method. In one embodiment, the filter circuit includes a noise prediction equalizer that generates a noise prediction equalizer coefficient during activation of the bit pump to reduce an intersymbol interference associated with a receive signal propagating along a receive path of the bit pump. The filter circuit also includes a decision feedback equalizer that generates a decision feedback equalizer coefficient during the activation of the bit pump to reduce the intersymbol interference associated with the receive signal. The noise prediction equalizer is concatenated with the decision feedback equalizer during showtime of the bit pump to form a precoder associated with a transmit path of the bit pump.
REFERENCES:
patent: 4707824 (1987-11-01), Kanemasa
patent: 4924492 (1990-05-01), Gitlin et al.
patent: 5351087 (1994-09-01), Christopher et al.
patent: 5353279 (1994-10-01), Koyama
patent: 5396517 (1995-03-01), Yedid et al.
patent: 5418849 (1995-05-01), Cannalire et al.
patent: 5512898 (1996-04-01), Norsworthy et al.
patent: 5604769 (1997-02-01), Wang
patent: 5610909 (1997-03-01), Shaw
patent: 5631899 (1997-05-01), Duttweiler
patent: 5668794 (1997-09-01), McCaslin et al.
patent: 5732107 (1998-03-01), Phillips et al.
patent: 5748126 (1998-05-01), Ma et al.
patent: 5809033 (1998-09-01), Turner et al.
patent: 5841809 (1998-11-01), Koizumi et al.
patent: 6208671 (2001-03-01), Paulos et al.
patent: 6240128 (2001-05-01), Banerjea et al.
patent: 6389064 (2002-05-01), Dholakia et al.
patent: 6434233 (2002-08-01), Bjarnason et al.
patent: 6526139 (2003-02-01), Rousell et al.
patent: 6597787 (2003-07-01), Lindgren et al.
patent: 6628738 (2003-09-01), Peeters et al.
Floyd M. Gardner “Interpolation in Digital Modems—Part 1: Fundamentals” IEEE Transactions on Communications, vol. 41, No. 3, Mar. 1993; pp. 501-507.
Lars Erup, et al. “Interpolation in Digital Modems—Part II: Implementation and Performance” IEEE Transactions on Communications, vol. 41, No. 6, Jun. 1993; pp. 998-1008.
James D. Barnette, et al.; U.S. Appl. No. 09/652,116, filed Aug. 29, 2000 entitled “Resampler for a bit Pump and Method of Resampling a Signal Associated Therewith”; pp. 1-59; 6 drawing sheets.
Mandeep Singh Chadha, et al.; U.S. Appl. No. 09/650,854, filed Aug. 29, 2000 entitled “Separation Circuit for an Echo Canceling System and Method of Operating the Same”; pp. 1-67; 6 drawing sheets.
Mandeep Singh Chadha, et al.; U.S. Appl. No. 09/650,853, filed Aug. 29, 2000 entitled “Echo Canceling System for a Bit Pump and Method of Operating the Same”; pp. 1-60; 5 drawing sheets.
James D. Barnette; U.S. Appl. No. 09/650,850, filed Aug. 29, 2000 entitled “An Interpolator, a Resampler Employing the Interpolator and Method of Interpolating a Signal Associated Therewith”; pp. 1-78; 6 drawing sheets.
P.P. Vaidyanathan “Multirate Systems and Filter Banks” Prentice Hall Signal Processing Series; Chap. 5, Section 5.3; pp. 211-213; Jul. 1992.
“Multirate Systems and Filter Banks.” by P. P. Vaidyanathan. Prentice Hall Signal Processing Series. Chap. 5. Section 5.3. pp. 211-213, Jul. 1992, no copy.
Chadha Mandeep Singh
Fu Zhuo
McCaslin Shawn R.
van Bavel Nicholas R.
LandOfFree
Filter circuit for a bit pump and method of configuring the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Filter circuit for a bit pump and method of configuring the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Filter circuit for a bit pump and method of configuring the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3402521