Fifo logical addresses for control and error recovery

Details Fifo logical addresses for control and error recovery Fifo logical addresses for control and error recovery

1995-05-01

1998-06-02

Bayerl, Raymond J.

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

345502, G06T 160

Patent

active

057607923

ABSTRACT:
An improved graphics processor is of the type having a graphics engine and a graphics FIFO buffer in communication with the graphics engine. The buffer is also in communication with a host processor over a bus so as to provide request code and data from the host processor to the graphics engine. The improvement in a preferred embodiment utilizes a plurality of logical FIFOs, including a normal FIFO and a protected FIFO, having addresses all mapping to the same physical graphics FIFO buffer. User access via an application is provided only to the normal FIFO, whereas system level code is provided access to all of the logical FIFOs, so that the protected FIFO can be used for control of the graphics processor. In a further embodiment, a logical sync FIFO is employed also. The sync FIFO is used in error recovery to receive and store a request that can be detected by the graphics engine as a cue to restart normal processing. Related methods are also provided.

REFERENCES:
patent: 5043981 (1991-08-01), Firoozmand et al.
patent: 5119374 (1992-06-01), Firoozmand et al.
patent: 5185878 (1993-02-01), Baror et al.
patent: 5291608 (1994-03-01), Flurry
patent: 5295246 (1994-03-01), Bischoff et al.
patent: 5303321 (1994-04-01), Peaslee et al.
patent: 5371849 (1994-12-01), Peaslee et al.
patent: 5402147 (1995-03-01), Chen et al.
patent: 5426639 (1995-06-01), Follett et al.
patent: 5428779 (1995-06-01), Allegrucci et al.
patent: 5434957 (1995-07-01), Moller
patent: 5485626 (1996-01-01), Lawlor et al.
patent: 5524265 (1996-06-01), Balmer et al.
patent: 5555244 (1996-09-01), Gupta et al.
Intergraph Press Announcement; Introducing the TD-3, TD-4 and TD-5 Personal Workstations, May 3, 1994.

Affiliated with

Also associated with

Rating

Fifo logical addresses for control and error recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fifo logical addresses for control and error recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fifo logical addresses for control and error recovery will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1465885