Field-programmable redundancy apparatus for memory arrays

Details Field-programmable redundancy apparatus for memory arrays Field-programmable redundancy apparatus for memory arrays

1990-03-12

1992-10-06

Beausoliel, Robert W.

Excavating

365200, G06F 1120

Patent

active

051538806

ABSTRACT:
A field-programmable redundancy apparatus for integrated circuit semiconductor memory arrays is disclosed. The present invention allows the user to replace a defective memory cell with a redundant memory cell while the integrated circuit memory array is in the field. The user communicates with the redundancy apparatus over the standard signal paths with standard voltage levels of the integrated circuit semiconductor memory array. The redundancy apparatus detects a predetermined code sequence on one or more of the address and data lines of the memory array to enter a special redundancy-reconfiguration mode. In the reconfiguration mode, the redundancy apparatus provides information on the availability and functionality of the redundant memory cells and enables the user to replace a defective memory cell with a selected redundant memory cell. The field-programmable redundance apparatus may comprise nonvolatile memory means, such as EEPROM's, to store the replacements of primary memory cells with redundant memory cells. In the reconfiguration mode, detection of a second predetermined code sequence causes the reconfiguration mode to be exited.

REFERENCES:
patent: 4263664 (1981-04-01), Owen et al.
patent: 4274012 (1981-06-01), Simko
patent: 4300212 (1981-11-01), Simko
patent: 4326134 (1982-04-01), Owen et al.
patent: 4393474 (1983-07-01), McElroy
patent: 4404475 (1983-09-01), Drori et al.
patent: 4581739 (1986-04-01), McMahon, Jr.
patent: 4598388 (1986-07-01), Anderson
patent: 4599706 (1986-07-01), Guterman
patent: 4617652 (1986-10-01), Simko
patent: 4745582 (1988-05-01), Fukushi
patent: 4750158 (1988-06-01), Giebel
patent: 4768169 (1988-10-01), Perlegos
patent: 4791615 (1988-12-01), Pelley
patent: 4827452 (1989-05-01), Toyama
patent: 4849938 (1989-07-01), Furutani
patent: 4862416 (1989-08-01), Takeuchi
patent: 4975881 (1990-12-01), Kagami
"JEDEC Standard No. 21-B: Configurations for Solid State Memories", Electronic Industries Association, Dec., 1988.
Chin-Long Wey, et al., "On the Design of a Redundant Programmable Logic Array (RPLA)", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 1, Feb. 1987.

Affiliated with

Also associated with

Rating

Field-programmable redundancy apparatus for memory arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Field-programmable redundancy apparatus for memory arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field-programmable redundancy apparatus for memory arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1195992