Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2001-05-08
2008-11-18
Chan, Wing F. (Department: 2619)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
Reexamination Certificate
active
07453899
ABSTRACT:
The present invention provides a field programmable network application specific integrated circuit and a method of operation thereof. In one advantageous embodiment, the field programmable network application specific integrated circuit includes a media access controller and a programmable logic core having an array of dynamically configurable arithmetic logic units. The programmable logic core configured to interface with the media access controller and implement at least one application level function capable of generating meta-data. The media access controller and the programmable logic controller form at least a portion of a MP-block.
REFERENCES:
patent: 4969121 (1990-11-01), Chan et al.
patent: 6205509 (2001-03-01), Platko et al.
patent: 6226292 (2001-05-01), DiPlacido
patent: 6347347 (2002-02-01), Brown et al.
patent: 6363444 (2002-03-01), Platko et al.
patent: 6393457 (2002-05-01), Allison et al.
patent: 6701432 (2004-03-01), Deng et al.
patent: 6792502 (2004-09-01), Pandya et al.
patent: 6807581 (2004-10-01), Starr et al.
patent: 6920562 (2005-07-01), Kerr et al.
patent: 6959316 (2005-10-01), Parviainen
A C Compiler for a Processor with a Reconfigurable Functional Unit; Proceedings of the 37th ACM/IEEE Conference on Disign Automation Conference, 2000—Author(s)—Ye et al.
Using General-Purpose Programming Languages for FPGA Design; DAC 2000—Author(s)—Hutchings et al.
Reconfigurable Computing: Its Concept and a Practical Embodiment Using Newly Developed Dynamically Reconfigurable Logic (DRL) LSI; ASP-DAC 2000—Author(s)—Masakazu Yamashina.
Reconfigurable Computing: What, Why and Implications for Design Automation; DAC 1999—Author(s)—DeHorn et al.
An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications: DAC 1999—Author(s)—Meenakshi Kaul.
Dynamically Reconfigurable Architecture for Image Processor Applications; DAC 1999—Author(s)—Alexandro Adario.
A Representation for Dynamic Graphs in Reconfigurable Hardware and its Application to Fundamental Graph Algorithms; FPGA 2000—Author(s)—Lorenz Huelsbergen.
A Reconfigurable Multi-Function Computing Cache Architecture; DCNL Conference 2000—Author(s)—Kim et al.
Communicating Logic: An Alternative Embedded Stream Processing Paradigm; ASP-DAC 2000—Author(s)—Imlig et al.
The Application of Genetic Algorithms to the design of Reconfigurable Reasoning VLSI Chips; FPGA 2000—Author(s)—Moritoshi Yasunaga.
A Benchmark Suit for Evaluating Configurable Computing Systems—Status, Reflections, and Future Directions: FPGA 2000—Author(s)—Kumar et al.
A Scheduling and Allocation Method to Reduce Data Transfer Time by Dynamic Reconfiguration; Asia and South Pacific DAC 2000—Author(s)—Kazuhito Ito.
An Architecture-Driven Metric for Simultaneous Placement and Global Routing for FPGA's ; DAC 2000—Author(s)—Chang et al.
MorphoSys: Case Study of a Reconfigurable Computing System Targeting Multimedia Applications; DAC 2000—Author(s)—Singh et al.
LSI Logic ASICs To Add Programmable-Logic Cores; http//www.eetimes.com/story/OEG19990729S0001; EE Times; Jul. 29, 1999; 2 pages—Author(s)—Matsumoto.
Gasperini Peter
Vaida Theodore F.
Chan Wing F.
Duong Duc T
Hitt Gains, P.C.
LSI Corporation
LandOfFree
Field programmable network application specific integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Field programmable network application specific integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field programmable network application specific integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4044065