Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections
Patent
1994-10-13
1998-02-10
Carroll, J.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular signal path connections
257 50, 257530, H01L 2702
Patent
active
057172307
ABSTRACT:
A field programmable gate array has a programmable interconnect structure comprising metal signal conductors and metal-to-metal PECVD amorphous silicon antifuses. The metal-to-metal PECVD amorphous silicon antifuses have an unprogrammed resistance of at least 550 megaohms and a programmed resistance of under 200 ohms.
REFERENCES:
patent: 3611063 (1971-10-01), Neale
patent: 3619732 (1971-11-01), Neale
patent: 3629863 (1971-12-01), Neale
patent: 3634927 (1972-01-01), Neale et al.
patent: 3675090 (1972-07-01), Neale
patent: 3677814 (1972-07-01), Gillery
patent: 3699543 (1972-10-01), Neale
patent: 3775174 (1973-11-01), Neale
patent: 3792319 (1974-02-01), Tsang
patent: 4174521 (1979-11-01), Neale
patent: 4199692 (1980-04-01), Neale
patent: 4217374 (1980-08-01), Ovshinsky et al.
patent: 4225946 (1980-09-01), Neale et al.
patent: 4226898 (1980-10-01), Ovshinsky et al.
patent: 4228524 (1980-10-01), Neale et al.
patent: 4312046 (1982-01-01), Taylor
patent: 4424578 (1984-01-01), Miyamoto
patent: 4431271 (1984-02-01), Okubo
patent: 4442507 (1984-04-01), Roesner
patent: 4458297 (1984-07-01), Stopper et al.
patent: 4467400 (1984-08-01), Stopper
patent: 4479088 (1984-10-01), Stopper
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4517223 (1985-05-01), Ovshinsky et al.
patent: 4532702 (1985-08-01), Gigante et al.
patent: 4545111 (1985-10-01), Johnson
patent: 4569121 (1986-02-01), Lim et al.
patent: 4590589 (1986-05-01), Gerzberg
patent: 4599705 (1986-07-01), Holmberg et al.
patent: 4621260 (1986-11-01), Suzuki et al.
patent: 4642487 (1987-02-01), Carter
patent: 4651409 (1987-03-01), Ellsworth et al.
patent: 4726851 (1988-02-01), Matsumura et al.
patent: 4748490 (1988-05-01), Hollingsworth
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4771015 (1988-09-01), Kanai et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4847732 (1989-07-01), Stopper et al.
patent: 4866006 (1989-09-01), Imagawa et al.
patent: 4876668 (1989-10-01), Thakoor et al.
patent: 4882293 (1989-11-01), Naumann et al.
patent: 4914055 (1990-04-01), Gordon et al.
patent: 4933898 (1990-06-01), Gilberg et al.
patent: 5070384 (1991-12-01), McCollum et al.
patent: 5093711 (1992-03-01), Hirakawae
patent: 5181096 (1993-01-01), Forouhi
patent: 5502315 (1996-03-01), Chua et al.
H. Stoppa "A Wafer with Electrically Programmable Interconnections", ISSCC85, (Feb. 1985) pp. 268-269.
Bogdan, Albert A., "An Electrically Programmable Silicon Circuit Board", Mosaic Systems, Inc., pp. 472-476.
Cole, B., "ICC Takes the Antifuse One Step Further", Electronics, Mar. 1989, p. 87.
Cole, B., "Programmable Logic Devices: Faster, Denser, and a Lot More of Them", Electronics, Sep. 17, 1987, pp. 61-72.
Gordon, K. and Wong, R., "Conducting Filament of the Programmed Metal Electrode Amorphous Silicon Antifuse", IEDM 93 (Dec. 1993) pp. 27-30.
Iversen, W., "Amorphous vias in wafer link chips", Electronics, vol. 56, No. 19, Sep. 22, 1983, pp. 48-49.
Iversen, W., "Amorphous switches add PROM density", Electronics, vol. 57, No. 7, Apr. 5, 1984, p. 54.
Millman, J. and Halkias, C., Integrated Electronics: Analog and Digital Circuits and Systems, McGraw-Hill Book Company, New York, 1972, pp. 58-59.
Raffel, J., et al., "Laser Programmed Vias for Restructurable VLSI", Massachusetts Institute of Technology, Lincoln Laboratory, International Electron Devices Meeting, 1980, pp. 132-135.
Raffel, J., et al., "A Demonstration of Very Large Area Integration Using Restructurable Laser Links", Massachusetts Institute of Technology, Lincoln Laboratory, IEEE ISSCC 1982, 9 pages.
Raffel, J., et al., "A Demonstration of Very Large Area Integration Using Laser Restructuring", IEEE International Symposium on Circuits and Systems, vol. 2, May 1983, pp. 781-784.
Raffel, J., et al., "A Wafer-Scale Digital Integrator", IEEE International Conference on Computer Designs VLSI in Computers, Oct. 1984, pp. 121-126.
Stopper, H., "A Wafer with Electrically Programmable Interconnections", IEEE International Solid State Circuits Conference, Feb. 1985, pp. 268-269.
Wyatt, P., et al., "Process Considerations in Restructurable VLSI for Wafer-Scale Integration", Massachusetts Institute of Technology, Lincoln Laboratory, International Electron Devices Meeting, Dec. 1984, pp. 626-629.
"Rad-Hard Verticle Anti-Fuse Technology Reduces IC Geometry", 12 Defense Electronics, May 1994.
Xilinx, The Programmable Gate Array Design Handbook, First Edition, pp. 1-1 through 1-5; 1-8 through 1-19 (1986).
B. Cook et al., "Amorphous Silicon Antifuse Technology For Bipolar Proms", IEEE Bipolar Circuits and Technology Meeting, 1986, pp. 99-100.
H. Stopper et al., "Session XVIII: Modeling and Technology: A Wafer with Electrically Programmable Interconnections", IEEE International Solid-State Circuits Conference, Feb. 1985, pp. 268-269.
E. Hamdy et al., "Dielectric Based Antifuse For Logic And Memory ICs", IEEE, IEDM 1988, pp. 786-789.
K. El-Ayat et al., "Session VII: Gate Arrays: A CMOS Electrically Configurable Gate Array", IEEE International Solid-State Circuits Conference, Feb. 1988, pp. 76-77.
Y. Shacham-Diamand et al., "A Novel Ion-Implanted Amorphous Silicon Programmable Element", IEEE, IEDM 1987, pp. 194-197.
D. Morel et al., "Effect of hydrogen on the diode properties of reactively sputtered amorphous silicon Schottky barrier structures", Appl. Physics Lett., vol. 39, No. 8, 15 Oct. 1981, pp. 612-614.
J. C. Knights, et al., "Microstructure of plasma-deposited a -Si:H films", Appl. Physics Lett. vol. 35 No. 3, 1 Aug. 1979, pp. 244-246.
J.A. Burns et al., "Applications of Plasma-Deposited SiN to Wafer-Scale Integrated Circuits", IEEE Transactions On Electron Devices, vol. ED 34, No. 11, Nov. 1987, pp. 2374-2375.
R.C. Chittick et al., "The Preparation and Properties of Amorphous Silicon", J. Electrochem. Soc.: Solid State Science, vol. 116, No. 1, Jan. 1969, pp. 77-81.
A. C. Adams, "Plasma Deposition of Inorganic Films", Solid State Technology, Apr. 1983, pp. 135-139.
S. Wolf et al., "Ion Implantation For VLSI", Chapter 9, Silicon Processing for the VLSI Era, vol. 1: Process Technology, pp. 280-284.
S.M. Sze, "Semiconductor Devices: Physics and Technology--9.2 Dielectric Deposition", AT&T Bell Laboratories, Murray Hill, NJ, John Wiley & Sons, pp. 354-356.
Vossen and Kern, "Thin Film Processes", Academic Press, 1978.
Bechtel Richard L.
Birkner John M.
Chan Andrew K.
Chua Hua-Thye
Thomas Mammen
Carroll J.
MacPherson Alan H.
QuickLogic Corporation
Wallace T. Lester
LandOfFree
Field programmable gate array having reproducible metal-to-metal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Field programmable gate array having reproducible metal-to-metal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field programmable gate array having reproducible metal-to-metal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2079205