Semiconductor device manufacturing: process – Making passive device – Resistor
Reexamination Certificate
2000-08-30
2008-10-21
Sefer, Ahmed (Department: 2893)
Semiconductor device manufacturing: process
Making passive device
Resistor
C438S384000, C257S758000, C257SE21363, C257SE29326
Reexamination Certificate
active
07439146
ABSTRACT:
An integrated circuit includes a field plated resistor having enhanced area thereover for routing metal conductors, formed in the same layer of metal as forms contacts to the resistor, is fabricated by a sequence of processing steps. A resistor having a resistor body and a contact region at each end thereof is formed in an active region of a semiconductor substrate. A first layer of insulative material is formed over the resistor and a window is created through the first layer of insulative material to the resistor body to form a first contact region. A layer of polysilicon is formed over the first insulative layer to define a field plate, the polysilicon field plate being contiguous with the first contact region of the resistor and extending over the resistor body to substantially to the other contact region, as layout, design, and fabrication rules permit. A second insulative layer is formed over the polysilicon layer. Windows are created in the second insulative layer to provide access to the polysilicon field plate and the second contact region. A metal layer is applied and unwanted metal is etched away to provide conductors over the polysilicon field plate of a field plated resistor having enhanced area thereover for routing metal conductors formed in the same layer of metal as forms contacts to the resistor.
REFERENCES:
patent: 3683491 (1972-08-01), Nelson et al.
patent: 3694719 (1972-09-01), Saxena et al.
patent: 4423433 (1983-12-01), Imaizumi et al.
patent: 4609935 (1986-09-01), Kondo
patent: 4948747 (1990-08-01), Pfiester
patent: 5200733 (1993-04-01), Davis et al.
patent: 5374844 (1994-12-01), Moyer
patent: 5428242 (1995-06-01), Furuya et al.
patent: 5804857 (1998-09-01), Tsuji
patent: 5867087 (1999-02-01), Wuu et al.
patent: 5886383 (1999-03-01), Kinzer
patent: 6046491 (2000-04-01), Tamagawa
patent: 6400252 (2002-06-01), Smith et al.
patent: 77072 (1983-04-01), None
patent: 2 016 208 (1979-09-01), None
patent: 2016208 (1979-09-01), None
patent: 2 097 581 (1982-11-01), None
patent: 56021359 (1981-02-01), None
patent: 57-100723 (1982-06-01), None
patent: 60-128651 (1985-07-01), None
patent: 62-274654 (1987-01-01), None
patent: 63-58955 (1988-03-01), None
patent: 1-253950 (1989-10-01), None
patent: 3-16164 (1991-01-01), None
patent: 1-130552 (1998-05-01), None
D. Jaume et al., “High-Voltage Planar Devices Using Field Plate and Semi-Resistive Layers” IEEE Transactions on Electron Devices, vol. 38, No. 7, Jul. 1991.
Patent Abstracts of Japan, vol. 0060, No. 55 (E-101) Apr. 10, 1982.
Patent Abstracts of Japan, vol. 0050, No. 70 (E-056) May 12, 1981.
Patent Abstracts of Japan, vol. 0061, No. 85 (E-132) Sep. 21, 1982.
Patent Abstracts of Japan, vol. 0100, No. 87 (E-393) Apr. 5, 1986.
Agere Systems Inc.
Sefer Ahmed
LandOfFree
Field plated resistor with enhanced routing area thereover does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Field plated resistor with enhanced routing area thereover, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field plated resistor with enhanced routing area thereover will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3996205