Fetching instructions from an instruction cache using sequential

Details Fetching instructions from an instruction cache using sequential Fetching instructions from an instruction cache using sequential

1999-02-08

2000-08-08

An, Meng-Ai T.

Electrical computers and digital processing systems: processing

Instruction fetching

712206, 712207, 712208, 712 23, 711125, 711128, 711137, G06F 1500

Patent

active

061015954

ABSTRACT:
An instruction fetch unit that employs sequential way prediction. The instruction fetch unit comprises a control unit configured to convey a first index and a first way to an instruction cache in a first clock cycle. The first index and first way select a first group of contiguous instruction bytes within the instruction cache, as well as a corresponding branch prediction block. The branch prediction block is stored in a branch prediction storage, and includes a predicted sequential way value. The control unit is further configured to convey a second index and a second way to the instruction cache in a second clock cycle succeeding the first clock cycle. This second index and second way select a second group of contiguous instruction bytes from the instruction cache. The second way is selected to be the predicted sequential way value stored in the branch prediction block corresponding to the first group of contiguous instruction bytes in response to a branch prediction algorithm employed by the control unit predicting a sequential execution path. Advantageously, a set associative instruction cache utilizing this method of way prediction may operate at higher frequencies (i.e., lower clock cycles) than if tag comparison were used to select the correct way.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4764861 (1988-08-01), Shibuya
patent: 4807115 (1989-02-01), Torng
patent: 4853840 (1989-08-01), Shibuya
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4943908 (1990-07-01), Emma et al.
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5142634 (1992-08-01), Fite et al.
patent: 5185868 (1993-02-01), Tran
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5235697 (1993-08-01), Steely, Jr. et al.
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5327547 (1994-07-01), Stiles et al.
patent: 5345569 (1994-09-01), Tran
patent: 5381533 (1995-01-01), Peleg et al.
patent: 5418922 (1995-05-01), Liu
patent: 5423011 (1995-06-01), Blaner et al.
patent: 5442760 (1995-08-01), Rustad et al.
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5485587 (1996-01-01), Matsuo et al.
patent: 5640532 (1997-06-01), Thome et al.
patent: 5701435 (1997-12-01), Chi
patent: 5752069 (1998-05-01), Roberts et al.
patent: 5752259 (1998-05-01), Tran
patent: 5764946 (1998-06-01), Tran
patent: 5819059 (1998-10-01), Tran
patent: 5822558 (1998-10-01), Tran
patent: 5848433 (1998-12-01), Tran et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
International Search Report for PCT/US96/11755 dated Feb. 26, 1997.
XP 000525181 Calder, et al, "Next Cache Line and Set Prediction," Department of Computer Science, University of Colorado, 8345 Computer Architecturen News, May 23, 1995, No. 2, pp. 287-296.
XP 000397920 Uchiyama, et al, "The Gmicro/500 Superscaler Microprocessor with Branch Buffers," 8207 IEEE Micro, Oct. 13, 1993, No. 5, pp. 12-22.

Affiliated with

Also associated with

Rating

Fetching instructions from an instruction cache using sequential does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fetching instructions from an instruction cache using sequential, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fetching instructions from an instruction cache using sequential will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1160507