Fetch and store buffer that enables out-of-order execution of me

Details Fetch and store buffer that enables out-of-order execution of me Fetch and store buffer that enables out-of-order execution of me

1994-06-30

1995-11-07

Lall, Parshotam S.

395494, 39542104, 39542103, G06F 938

Patent

active

054653363

ABSTRACT:
A method and device for handling fetch and store requests in a data processing system is provided. A fetch and store buffer comprises a store queue, a fetch queue, a register, a comparator, and a controller. The store queue and the fetch queue receive requests from one or more execution units. When the fetch queue receives a fetch request from an execution unit, it sets a mark in a field associated with the request indicating the store queue entries present at the time the fetch request is entered, and further, removing a mark from the field when the associated store queue entry is drained. The controller gates a copy of the fetch request in the fetch queue into the memory unit address register and to the memory unit, when the memory unit is ready to accept a request. The comparator determines if there is a dependency between the gated request in the memory unit address register and any store queue entries marked in the gated request's field. When a dependency is determined by the comparator, the controller drains the store queue entries marked in the pending fetch request's field from the store queue prior to draining the fetch queue entries.

REFERENCES:
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4638429 (1987-01-01), Watabe et al.
patent: 4722049 (1988-01-01), Lahti
patent: 4773041 (1988-09-01), Hassler et al.
patent: 4916652 (1990-04-01), Schwarz et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4991090 (1991-02-01), Emma et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5073855 (1991-12-01), Staplin et al.
patent: 5075840 (1991-12-01), Grohoski et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5133077 (1992-07-01), Karne et al.
patent: 5151981 (1992-08-01), Westcott et al.
patent: 5185871 (1993-02-01), Frey et al.
patent: 5224214 (1993-06-01), Rosich
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5301331 (1994-04-01), Ueno et al.
patent: 5345569 (1994-09-01), Tran
patent: 5363495 (1994-11-01), Fry et al.
Johnson, "Superscalar Microprocessor Design", Prentice-Hall 1991 pp. 10-12, 19-22, 98.
Diefendorff et al, "Organizastion of the Motorola 88110 Superscalar RISC Microprocessor", IEEE Apr. 1992, pp. 40-63.
Pyt Hsu, Bypass-Load Instruction, IBM Technical Disclosure Bulletin, vol. 31 No. 10, Mar. 1989, pp. 276-277.
P. G. Emma, Enhanced Overlap by Early EOP Reprioritization of Stores, IBM Technical Disclosure Bulletin, vol. 32 No. 8A, Jan. 1990, pp. 373-376.
Muhich, et al, Memory Arbitration with out of Order Execution in Conjunction with a RISC System, IBM Technical Disclosure Bulletin, vol. 35, No. 4A, Sep. 1992, pp. 62-64.
Hovis, et al, Main Storage Early fetch Return, IBM Technical Disclosure Bulletin, vol. 35, No. 7, Dec. 1992, pp. 428-430.
Ekanadham, et al, Using Level of Conditionality to Monitor Operand Store Compare, IBM Technical Disclosure Bulletin, vol. 36, No. 1, Jan. 1993, pp. 428-431.
Ekanadham, et al, Multisequencing a Single Instruction Stream Operations of the Store/Fetch Look-Aside, IBM Technical Disclosure Bulletin, vol. 36, No. 5, May 1993, pp. 125-128.

Affiliated with

Also associated with

Rating

Fetch and store buffer that enables out-of-order execution of me does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fetch and store buffer that enables out-of-order execution of me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fetch and store buffer that enables out-of-order execution of me will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-202156