FET load gate compensator

Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

307279, 328 55, 328155, H03K 112

Patent

active

039964817

ABSTRACT:
An FET load gate compensator employing feedback to control the load gate voltage holds the circuit delay and power dissipation of an integrated circuit nearly constant. The integrated circuit chip is provided with several stages of inverters which act as a delay sensor to simulate the delay of the operational circuit on the chip. The time delay of the delay sensor on the integrated circuit chip is compared with an external clock reference by a delay comparator. The delay comparator generates an output voltage which is used to adjust the load gate voltage until the delay in the delay sensor is equal to the clock reference. Since the same load gate voltage is distributed in the rest of the operational circuits in the integrated circuit chip, the delay times of these circuits will track with that of the delay sensor and thus also tend to be held constant.

REFERENCES:
patent: 2883536 (1959-04-01), Salisbury et al.
patent: 3206686 (1965-09-01), Goor

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

FET load gate compensator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FET load gate compensator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FET load gate compensator will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-381249

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.