Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1979-04-04
1981-06-30
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307481, 307482, 307582, H03K 1704, H03K 17284, H03K 17687, H03K 19017
Patent
active
042764874
ABSTRACT:
A field effect transistor driver circuit responsive to a single input pusle generates a highly loadable output clock pulse with short rise and fall times, the rising edge being shifted relative to said input pulse by a controllable delay time but the trailing edge remaining practically undelayed. This advantageous pulse form is achieved through an improved controlling of a bootstrap output stage. Two preceding stages, i.e., a transmission gate and a delay stage supply two out-of-phase control pulses with high amplitudes and steep edges. Of essential importance is the novel delay stage which is designed as push-pull stage with a load FET and a driver FET. The gate of the load FET is controlled by the output pulse of the bootstrap stage 2 fed back via a third FET and by a capacitively coupled-in input pulse at the drain, whereas the gate of driver FET is controlled from the bootstrapped output of the transmission gate. The connecting point of load and driver FET represents the output of the delay stage. For the quick switching-on and delayed but speedy switching-off of the driver FET's of the bootstrap output stage a pulse equal in amplitude to the input pulse is generated. That pulse rising with equal speed and falling steeply after delay. The delay stage also controls advantageously the gate recharging of the isolation FET of transmission gate.
REFERENCES:
patent: Re27305 (1972-03-01), Polkinghorn et al.
patent: 3631267 (1971-12-01), Heimbigner
patent: 3714466 (1973-01-01), Spence
patent: 3769528 (1973-10-01), Chu et al.
patent: 3806738 (1974-04-01), Chin et al.
patent: 3898479 (1975-08-01), Proebsting
patent: 4061933 (1977-12-01), Schroeder et al.
patent: 4063117 (1977-12-01), Laugesen
patent: 4122361 (1978-10-01), Clemen et al.
Arzubi et al., "MOS Driver with Internal Feedback", IBM Tech. Discl. Bull., vol. 19, No. 10, pp. 3765-3766, 3/1977.
Kalter et al., "Field-Effect Transistor Driver Circuit", IBM Tech. Discl. Bull., vol. 18, No. 4, pp. 1028-1029, 9/1975.
Arzubi, "In-Phase Driver Circuit", IBM Tech. Discl. Bull., vol. 19, No. 1, pp. 31-32, 6/1976.
Anderson et al., "FET Inverter and Driver", IBM Tech. Discl. Bull., vol. 16, No. 1, pp. 50-51, 6/1973.
Arzubi Luis M.
Clemen Rainer
Gschwendtner Jorg
Anagnos Larry N.
International Business Machines - Corporation
Walter, Jr. Howard J.
LandOfFree
FET driver circuit with short switching times does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FET driver circuit with short switching times, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FET driver circuit with short switching times will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2434504