Amplifiers – With semiconductor amplifying device – Including particular biasing arrangement
Reexamination Certificate
2011-05-24
2011-05-24
Nguyen, Hieu P (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including particular biasing arrangement
C330S277000
Reexamination Certificate
active
07948321
ABSTRACT:
A FET bias circuit applies a bias voltage that is not adjusted separately to an amplifying element FET of a FET amplifying circuit. In the FET bias circuit is provided a monitor element FET m having a gate connected to the gate of the amplifying element FET a and a source connected to the source of the amplifying element FET a, respectively, and having a drain current with respect to the bias voltage substantially proportional to the drain current of the amplifying element FET a. In the FET bias circuit is further provided a fixed bias circuit for applying the bias voltage so that the amplifying element FET a enters a predetermined operating class by applying a bias voltage to the monitor element FET m so that a drain current flowing to the monitor element FET m enters a predetermined operating class.
REFERENCES:
patent: 6255910 (2001-07-01), Forstner
patent: 7190935 (2007-03-01), Hecht
patent: 7202743 (2007-04-01), Enomoto
patent: 7286019 (2007-10-01), Peng et al.
patent: 6-164255 (1994-06-01), None
patent: 9-284062 (1997-10-01), None
patent: 2001-284974 (2001-10-01), None
patent: 2002-519882 (2002-07-01), None
patent: 2003-198294 (2003-07-01), None
patent: 2005-123861 (2005-05-01), None
Written Opinion of the International Searching Authority for International Application No. PCT/JP2006/313404 with English translation.
International Search Report for International Application No. PCT/JP2006/313404 mailed Oct. 10, 2006 with English translation.
Japanese Office Action for Japanese Patent application No. 2005-196492 mailed Dec. 4, 2007 with English translation.
Notice of Grounds for Rejection for Patent Application Serial No. 2005-196492 mailed Aug. 14, 2007 with English translation.
Honda Tamaki
Okadome Kenjiro
Sakamoto Hironori
Cantor & Colburn LLP
Japan Radio Co. Ltd.
Nguyen Hieu P
LandOfFree
FET bias circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FET bias circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FET bias circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2621551