Excavating
Patent
1996-07-03
1998-07-21
Beausoliel, Jr., Robert W.
Excavating
326 35, G06F 1108
Patent
active
057843864
ABSTRACT:
There is provided a fault tolerant clock system for a synchronous design using N-way combinatorial voting schemes for N greater than 3. The system comprises a plurality of clock circuits for generating clock signals and a voting circuit that is connected to each clock circuit for receiving the clock signals and generating an output signal. The voting circuit produces an output signal that is in agreement with a majority of the clock signals and maintains the output signal at a previous output level when the majority of the clock signals is not detected by the voting circuit. From another viewpoint, the voting circuit maintains the output signal at the previous current level when a minority of agreeing clock signals is not detected by the voting circuit.
REFERENCES:
patent: 3283172 (1966-11-01), Masters, Jr.
patent: 3305830 (1967-02-01), Constantine, Jr.
patent: 3456126 (1969-07-01), Kaplan
patent: 3783250 (1974-01-01), Fletcher et al.
patent: 3900741 (1975-08-01), Fletcher et al.
patent: 4276645 (1981-06-01), Lager et al.
patent: 4375683 (1983-03-01), Wensley
patent: 4589066 (1986-05-01), Lam et al.
patent: 4644498 (1987-02-01), Bedard et al.
patent: 4683570 (1987-07-01), Bedard et al.
patent: 4788670 (1988-11-01), Hofmann et al.
patent: 4829198 (1989-05-01), Maley et al.
patent: 4839855 (1989-06-01), Van Driel
patent: 4868826 (1989-09-01), Smith et al.
patent: 4907232 (1990-03-01), Harper et al.
patent: 4965717 (1990-10-01), Cutts, Jr. et al.
patent: 4979191 (1990-12-01), Bond et al.
patent: 4984241 (1991-01-01), Truong
patent: 5084878 (1992-01-01), Kanekawa et al.
patent: 5117442 (1992-05-01), Hall
patent: 5157673 (1992-10-01), Feldbrugge
patent: 5349654 (1994-09-01), Bond et al.
patent: 5377205 (1994-12-01), Shi
patent: 5377206 (1994-12-01), Smith
patent: 5379415 (1995-01-01), Papenberg et al.
patent: 5404363 (1995-04-01), Krause et al.
Beausoliel, Jr. Robert W.
General Signal Corporation
Tu Trinh L.
LandOfFree
Fault tolerant synchronous clock distribution does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault tolerant synchronous clock distribution, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant synchronous clock distribution will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1654254