Fault tolerant integrated circuit design

Details Fault tolerant integrated circuit design Fault tolerant integrated circuit design

1984-09-17

1989-07-18

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307442, 307443, 307219, 371 10, 371 68, 377 75, H03K 19003, H01J 1982, H01S 314

Patent

active

048496570

ABSTRACT:
A fault-tolerant digital integrated circuit includes functionally identical circuit blocks, each of such identical circuit blocks having an input region and an output region. The input regions receive identical input signals and the output regions are electrically connected to a combining logic gate, typically an OR gate. In this way a defect in any one of the identical blocks will not prevent operation of the circuit.

REFERENCES:
patent: 3303482 (1967-02-01), Jenkins
patent: 4358833 (1983-11-01), Folmsbee et al.
patent: 4475049 (1984-10-01), Smith

Affiliated with

Also associated with

Rating

Fault tolerant integrated circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant integrated circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant integrated circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-174376