Fault tolerant digital data processor with improved bus protocol

Details Fault tolerant digital data processor with improved bus protocol Fault tolerant digital data processor with improved bus protocol

1987-07-29

1990-07-03

Chan, Eddie P.

Boots, shoes, and leggings

3642402, 3642689, 3642383, G06F 1300, G06F 1342

Patent

active

049396439

ABSTRACT:
A fault-tolerant digital data processor includes a peripheral device controller for communicating with one or more peripheral devices over a peripheral device bus having first and second input/output buses, each carrying data, address, control, and timing information. Each peripheral device includes a device interface for transferring information signals between the associated peripheral device and the peripheral bus. The peripheral device controller includes a strobe element connected with the first and second input/output buses for transmitting thereon duplicative, synchronous and simultaneous strobe signals. These strobe signals define successive timing intervals for information transfers along the peripheral bus. Information transfers are normally effected by the transmission of duplicate information signals synchronously and simultaneously on the first and second input/output buses. A transfer cycle element includes a scanner cycle element to determine an operational state of at least one of the peripheral devices connected to the peripheral bus; a command cycle element for executing a command cycle for controlling operation of an attached peripheral device; a read cycle element for effecting the transfer of data signals from the peripheral device to the input/output controller; and a write cycle element for transferring data signals from the input/output controller an attached peripheral device.

REFERENCES:
patent: 3548382 (1970-12-01), Lichty et al.
patent: 3688274 (1972-08-01), Cormier et al.
patent: 3710324 (1973-01-01), Cohen et al.
patent: 3820079 (1974-06-01), Bergh et al.
patent: 3879712 (1975-04-01), Edge et al.
patent: 3909799 (1975-09-01), Recks et al.
patent: 3984814 (1976-10-01), Bailey, Jr. et al.
patent: 4059736 (1977-11-01), Perucca et al.
patent: 4245344 (1981-01-01), Richter
patent: 4365295 (1982-12-01), Katzman et al.
patent: 4428044 (1984-01-01), Liron
patent: 4486826 (1984-12-01), Wolff et al.
"Standard Specification for S-100 Bus Interface Devices," K. A. Elmquist et al., Computer, Jul. 1979, vol. 12, No. 7, pp. 28-52.
"Fault Tolerant Systems" and Error Detection, T. Anderson et al., Fault Tolerance Principles and Practice, Prentice-Hall, 1981, pp. 93-145.
"Multiprocessor Organization--A Survey," P. H. Enslow, Jr., Computing Surveys, vol. 9, No. 1, Mar. 1977, pp. 103-129.
"Pluribus--An Operational Fault-Tolerant Multiprocessor," D. Katsuki et al., Proceedings of the IEEE, V. 66, N. 10, Oct. 1978, pp. 1146-1159.
"Fault-Tolerant Computers-A Hardware Solution to Part Failures Totally Insulates", G. Hendrie, Electronics, Jan. 27, 1983, pp. 103-105.

Affiliated with

Also associated with

Rating

Fault tolerant digital data processor with improved bus protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant digital data processor with improved bus protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant digital data processor with improved bus protocol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1895340