Fault tolerant differential memory cell and sensing

Details Fault tolerant differential memory cell and sensing Fault tolerant differential memory cell and sensing

1988-06-29

1991-07-02

Psitos, Aristotelis M.

Static information storage and retrieval

Floating gate

Particular biasing

365200, 365207, G11C 1134

Patent

active

050291319

ABSTRACT:
A fault tolerant memory and method for sensing is disclosed. A pair of memory cells each including a memory device and a select device are connected to a pair of bit lines. The bit lines are connected through select devices to a differential sense amplifier. Each pair of memory cells stores a single bit of data; the first memory cell stores the data bit and the second memory cell stores the compliment of the data bit. The memory cells are fabricated such that they exhibit three states; a first state in which they conduct current, a second state in which they do not conduct current, and a third, abnormal, state into which they fail wherein they conduct approximately half of the current which would be conducted in the first state.

REFERENCES:
patent: 4685086 (1987-08-01), Tran
patent: 4768169 (1988-08-01), Perlegos

Affiliated with

Also associated with

Rating

Fault tolerant differential memory cell and sensing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant differential memory cell and sensing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant differential memory cell and sensing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1252934