Fault-tolerant corrector/detector chip for high-speed data proce

Details Fault-tolerant corrector/detector chip for high-speed data proce Fault-tolerant corrector/detector chip for high-speed data proce

1990-10-18

1994-03-01

Baker, Stephen M.

Excavating

371 376, G06F 1110, G06F 1116, H03M 1300

Patent

active

052914968

ABSTRACT:
An internally fault-tolerant data error detection and correction integrated circuit device (10) and a method of operating same. The device functions as a bidirectional data buffer between a 32-bit data processor and the remainder of a data processing system and provides a 32-bit datum is provided with a relatively short eight bits of data-protecting parity. The 32-bits of data by eight bits of parity is partitioned into eight 4-bit nibbles and two 4-bit nibbles, respectively. For data flowing towards the processor the data and parity nibbles are checked in parallel and in a single operation employing a dual orthogonal basis technique. The dual orthogonal basis increase the efficiency of the implementation. Any one of ten (eight data, two parity) nibbles are correctable if erroneous, or two different erroneous nibbles are detectable. For data flowing away from the processor the appropriate parity nibble values are calculated and transmitted to the system along with the data. The device regenerates parity values for data flowing in either direction and compares regenerated to generated parity with a totally self-checking equality checker. As such, the device is self-validating and enabled to both detect and indicate an occurrence of an internal failure. A generalization of the device to protect 64-bit data with 16-bit parity to protect against byte-wide errors is also presented.

REFERENCES:
patent: 4371930 (1983-02-01), Kim
patent: 4410989 (1983-10-01), Berlekamp
patent: 4455655 (1984-06-01), Galen et al.
patent: 4476562 (1984-10-01), Sako et al.
patent: 4633470 (1986-12-01), Welch et al.
patent: 4637021 (1987-01-01), Shenton
patent: 4683572 (1987-07-01), Baggen et al.
patent: 4730321 (1988-03-01), Machado
patent: 4777635 (1988-10-01), Glover
patent: 4782490 (1988-11-01), Tenengolts
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4827478 (1989-05-01), Chan
patent: 4868827 (1989-09-01), Yamada et al.
Berlekamp, E., "Bit-Serial Reed-Solomon Encoders", IEEE Transactions on Information Theory, vol. IT-28, No. 6, Nov. '82, pp. 869-874.
Adi, W., "Fast Burst Error-Correction Scheme with Fire Code", IEEE Transactions on Computers, vol. C-33, No. 7, Jul. 1984, pp. 613-618.
N. Demassieux et al., "A 10 MHz (255,223) Reed-Solomon Decoder", Proceedings of the IEEE 1988 Custom Integrated Circuits Conference, May 16-19, 1988.
T. Rao et al., Error-Control Coding For Computer Systems, Englewood Cliffs, N.J., Prentice Hall 1989, Sections 5.1-5.2, pp. 222-261.
M. Blaum et al., "On t-Error Correcting/All Unidirectional Error Detecting Codes", IEEE Transactions On Computers, vol. C-38, No. 11, Nov. 1989, pp. 1493-1501.
L. Dunning et al., "Unidirectional Byte Error Detecting Codes for Computer Memory System", IEEE Transactions On Computers, vol. C-39, No. 4, Apr. 1990, pp. 592-595.
D. Tao et al., "An Efficient Class of Unidirectional Error Detecting Correcting Codes", IEEE Transactions On Computers, vol. C-37, No. 7, Jul. 1988, pp. 879-882.
L. Dunning et al., "Unidirectional 9-Bit Byte Error Detecting Codes for Computer Memory Systems", Proceedings of the Nineteenth Intern. Symposium on Fault-Tolerant Computing, Jun. 1989, pp. 216-221.
V. Hamacher et al., Computer Organization, Chapter 11-Risc Processors, Third Edition, New York, McGraw-Hill, 1990, pp. 427-459.
D. Patterson et al., Computer Architecture: A Quantitative Approach, San Mateo, CA: Morgan Kaufman, 1990, Sections 6.1-6.4, pp. 251-278.
D. Bossen, "b-Adjacent Error Correction", IBM Journal of Research and Development, vol. 14, No. 4, pp. 341-474, Jul. 1970.
S. Hong et al., "A General Class of Maximal Codes for Computer Applications", IEEE Transactions on Computers, vol. C-21, No. 12, Dec. 1972, pp. 1322-1331.
W. Peterson et al., Error Correcting Codes, Second Edition, Cambridge: MIT Press, 1972, Section 3.9, pp. 70-73.
S. Lin et al., Error Control Coding Fundamentals and Applications, Englewood Cliffs, N.J.: Prentice Hall, 1983, Section 6.5, pp. 170-177.
R. McElice, Finite Fields for Computer Scientists and Engineers, Boston: Kluwer Academic Publishers, 1987, Chapter 8, pp. 97-118.
B. Johnson, Design and Analysis of Fault-Tolerant Digital Systems, Reading, Mass., Addison-Wesley, 1989, Sections 4.2-4.3.1, pp. 170-193.
G. Redinbo, "Fault-Tolerant Decoders for Cyclic Error-Correcting Codes", IEEE Transactions on Computers, vol. C-36, No. 1, Jan. 1987, pp. 47-63.
D. Pradhan, Fault-Tolerant Computing Theory and Techniques, vol. 1, Englewood Cliffs, N.J., Prentice-Hall, 1986, Sections 5.5-5.6, pp. 382-397.
J. Wakerley, Error Detecting Codes, Self-Checking Circuits and Applications, New York: North Holland 1978, Chapter 7, pp. 156-173.
A. Gamal et al. "An Architecture for Electrically Configurabl

Affiliated with

Also associated with

Rating

Fault-tolerant corrector/detector chip for high-speed data proce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault-tolerant corrector/detector chip for high-speed data proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault-tolerant corrector/detector chip for high-speed data proce will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-584625