Fault-tolerant computer with three independently clocked process

Details Fault-tolerant computer with three independently clocked process Fault-tolerant computer with three independently clocked process

1991-03-06

1993-03-09

Lee, Thomas C.

Boots, shoes, and leggings

395550, 395425, 364DIG2, 3649439, 36494461, 36494492, 3649459, G06F 1116, G06F 1118, G06F 1128

Patent

active

051931753

ABSTRACT:
A computer system in a fault-tolerant configuration employs three identical CPUs executing the same instruction stream, with two identical, self-checking memory modules storing duplicates of the same data. Memory references by the three CPUs are made by three separate busses connected to three separate ports of each of the two memory modules. The three CPUs are loosely synchronized, as by detecting events such as memory references and stalling any CPU ahead of others until all execute the function simultaneously; interrupts can be synchronized by ensuring that all three CPUs implement the interrupt at the same point in their instruction stream. Memory references via the separate CPU-to-memory busses are voted at the three separate ports of each of the memory modules. I/O functions are implemented using two identical I/O busses, each of which is separately coupled to only one of the memory modules. A number of I/O processors are coupled to both I/O busses.

REFERENCES:
patent: 3783250 (1974-01-01), Fletcher et al.
patent: 3810119 (1974-05-01), Zieve et al.
patent: 3828321 (1974-08-01), Wilber et al.
patent: 3833798 (1974-09-01), Huber et al.
patent: 3848116 (1974-11-01), Moder et al.
patent: 3921149 (1975-11-01), Kreis et al.
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4034347 (1977-07-01), Probert, Jr.
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4375683 (1983-02-01), Wensley
patent: 4392196 (1983-07-01), Glenn et al.
patent: 4402045 (1983-08-01), Krol
patent: 4412281 (1983-10-01), Works
patent: 4453215 (1984-06-01), Reid
patent: 4517673 (1985-05-01), Brown et al.
patent: 4541094 (1985-09-01), Stiffler et al.
patent: 4597084 (1986-06-01), Dynneson et al.
patent: 4644498 (1987-02-01), Bedard et al.
patent: 4654857 (1987-03-01), Samson et al.
patent: 4667287 (1990-05-01), Allen et al.
patent: 4672535 (1987-06-01), Katzman et al.
patent: 4683570 (1987-07-01), Bedard et al.
patent: 4733353 (1988-03-01), Jaswa
patent: 4774709 (1988-09-01), Tulplue et al.
patent: 4779008 (1988-10-01), Kessels
patent: 4783731 (1988-11-01), Miyazaki et al.
patent: 4783733 (1988-11-01), Greig et al.
patent: 4785453 (1988-11-01), Chandran et al.
patent: 4794601 (1988-12-01), Kikuchi
patent: 4907232 (1990-03-01), Harper et al.
patent: 4937741 (1990-06-01), Harper et al.
Daniel Davies and John Wakerly; "Synchronization and Matching in Redundant Systems; IEEE Trans. on Computers"; Jun. 1978; pp. 531-539.
Yoneda, Suzuoka and Tohma; "Implementation of Interrupt Handler for Loosely-Synchronized TMR Systems"; IEEE Trans. on Computers; 1985; pp. 246-251.
Stephen R. McConnel and Daniel P. Siewiorek; "Synchronization and Voting"; IEEE Trans. on Computers; Feb. 1981; pp. 161-164.
T. Basil Smith; "High Performance Fault Tolerant Real Time Computer Architecture"; IEEE Trans. on Computers; 1986; pp. 14-19.
Charles B. Weinstock; "Sift: System Design and Implementation"; IEEE Trans. on Computers; 1980; pp. 75-77.
Steven G. Frison and John H. Wensley; "Interactive Consistency and Its Impact on the Design of RMR Systems"; IEEE Trans. on Computers; 1982; pp. 228-233.
Albert L. Hopkins, Jr.; "A Fault-Tolerant Information Processing Concept for Space Vehicles"; IEEE Trans. on Computers; Nov. 1971; pp. 1394-1403.
J. R. Sklaroff; "Redundacy Management Technique for Space Shuttle Computers"; IBM J. Res. Develop.; pp. 20-28.
F. Kilmer, L. Killingbeck and J. Viskne; "Comparison of Synchronization Techniques for Redundant Computer Sets"; IBM Federal Systems Division Electronics Systems; Mar. 22, 1974.
Philip H. Enslow, Jr.; "Multiprocessors and Parallel Processing"; Copyright 1974 by John Wiley & Sons, Inc.; pp. 28-33.
"Eternity Series System Summary"; Copyright 1984 Tolerant Systems.
"Computer System Isolates Faults"; Special Report on Minicomputer Systems-Reprint-Computer Design-Nov. 1983.
"NCR 9800 System Series-Technical Overview" Copyright 1986 NCR Corporation.
BiiN 60 System Technical Overview.
IBM Federal Systems Division Electronics Systems; Mar. 22, 1974,

Affiliated with

Also associated with

Rating

Fault-tolerant computer with three independently clocked process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault-tolerant computer with three independently clocked process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault-tolerant computer with three independently clocked process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-216008