Fault tolerant clock with synchronized reset

Details Fault tolerant clock with synchronized reset Fault tolerant clock with synchronized reset

1993-04-15

1994-12-27

Gordon, Paul

Excavating

371 471, 371 61, 375108, G06F 1108, H04L 700

Patent

active

053772059

ABSTRACT:
A fault tolerant clock system that includes voting of power-on and other reset signals to ensure tight synchronization. A fault tolerant clock system (10) includes four channels, providing tolerance to a catastrophic failure in one of the channels and a second fault in another channel. Each clock channel comprises a crystal oscillator (12), an RC circuit (14), and a gain circuit (16) that are connected in a feedback loop with a first voter module (18). The first voter module produces a voted time base output signal corresponding to a majority vote of the timing signals provided by each of the four clock channels. This voted time base signal is fed back to the crystal oscillator through the RC circuit. The RC circuit enhances the frequency pulling capability of the crystal oscillator, enabling its timing signal to be phase shifted over a relatively wide range so that it can be kept in phase and frequency synchronization with the timing signals from crystal oscillators in the other clock channels without need for critically trimming components. A second voter module (34) determines a majority vote of reset signals from each of the clock channels, and the voted reset signal is applied to an enable circuit (24) to reset the fault tolerant clock system. A power-on reset circuit (28) controls the duration of reset signal in each channel following a reset caused by application of power to the clock channel or due to manual or other resets, thereby providing sufficient time to enable the power supply and crystal oscillator to stabilize before the time base output signal of the clock channels is again enabled. The enable signal is processed through an optional deglitching circuit 22, which masks out possible glitches on the reset line. Preferably, the fault tolerant clock system is produced on an ASIC to achieve redundancy at the chip level.

REFERENCES:
patent: 3619662 (1971-11-01), Vachon
patent: 3737674 (1973-06-01), Butler, Jr.
patent: 3900741 (1975-08-01), Fletcher et al.
patent: 4239982 (1980-12-01), Smith et al.
patent: 4375683 (1983-03-01), Wensley
patent: 4480198 (1984-10-01), Gass
patent: 4600845 (1986-07-01), McKenna, Jr.
patent: 4644498 (1987-02-01), Bedard et al.
patent: 4683570 (1987-07-01), Bedard et al.
patent: 4696019 (1987-09-01), Tulpule et al.
patent: 4779008 (1988-10-01), Kessels
patent: 4839855 (1989-06-01), Van Driel
patent: 4979191 (1990-12-01), Bond et al.
patent: 4984241 (1991-01-01), Truong
patent: 5117442 (1992-05-01), Hall
Sawada et al., "Highly Reliable Clock Generators," International Journal of Mini and Microcomputers, vol. 13, No. 2, 1991, pp. 53-56.

Affiliated with

Also associated with

Rating

Fault tolerant clock with synchronized reset does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant clock with synchronized reset, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant clock with synchronized reset will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-924099