Fault-tolerant clock for multicomputer complex

Details Fault-tolerant clock for multicomputer complex Fault-tolerant clock for multicomputer complex

1989-08-11

1993-09-28

Kuntz, Curtis

Pulse or digital communications

Spread spectrum

Direct sequence

375109, 375120, H04L 700

Patent

active

052492060

ABSTRACT:
A quad oscillator fault-tolerant clock system for a computer complex comprises two clock sources at each of two computer locations, which are coupled by two duplex links. Each clock source supplies its own clock signal to the other clock source at the same location as well as to the clock sources at the other location over one of the duplex links coupling the two locations. Each clock source continually measures the phase difference between its clock signal and each of the other three clock signals. Periodically, the propagation delay for each link is calculated by taking the average of the phase differences measured by the clock sources driving the two ends of that link. These calculated propagation delays are supplied to each individual clock source, which corrects the phase differences measured by it for the propagation delays. Each clock source uses the median of the corrected phase differences to obtain a correction signal to control its own oscillator frequency so as to obtain phase lock with the other clock signals.

REFERENCES:
patent: 3128465 (1964-04-01), Brilliant
patent: 3588703 (1971-06-01), Sorkin et al.
patent: 4140972 (1979-02-01), Enriquez et al.
patent: 4893318 (1990-01-01), Potash et al.
Shin et al., "Transmission Delays in Hardware Clk synchronization" IEEE Transactions on Computers, vol. 37 No. 11, Nov. 1988 pp. 1465-1467.
Lindsey et al., "Network synchronization by means of Returnable Timing system", IEEE Transactions on Comm. vol. COM 26 No. 6 Jun. 1978 pp. 892-483.
Willard, "Analysis of a system of mutually synchronized Oscillators" IEE Transactions on Comm. Technology vol. COM-18 No. 5 Oct. 1970 pp. 467-483.
Shin, et al., "Clock synchronization of a large Multiprocessor System in the presence of Malicious Faults", IEEE Transaction on Computers C-36, No. 1 Jan. 1987, pp. 2-12.
Lamport et al., "Byzantine Clock synchronization", operating systems Review vol. 20 No. 3 Jul. 1986 pp. 10-16.
Krishna et al., "Synchronization and Fault masking in Redundant Real time systems", The 14th International Conference on Fault-Tolerant Computing Jun. 1984, pp. 152-157.
Thambidurai et al., "Clock synchronization in MAFT", The 19th International Symposium on Fault-Tolerant Computing, Jun. 1989 pp. 142-149.
"IBM System/370, Principles of operation", International Business Machines Corp., Jul. 1987, pp. 423-429.

Affiliated with

Also associated with

Rating

Fault-tolerant clock for multicomputer complex does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault-tolerant clock for multicomputer complex, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault-tolerant clock for multicomputer complex will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2196067