Fault tolerant circuit arrangements

Details Fault tolerant circuit arrangements Fault tolerant circuit arrangements

1998-03-12

1999-07-13

Sherry, Michael J.

Electricity: electrical systems and devices

Safety and protection of systems and devices

With specific quantity comparison means

361 86, 324770, H02H 318

Patent

active

059235128

ABSTRACT:
A fault tolerant circuit arrangement comprises a plurality of replicated non-redundant shift registers 30 connected in parallel and each having an enable/configuration input 31 and a plurality of outputs 36. Furthermore each register 30 includes a verify output 32 for outputting a verify signal indicating whether or not a fault condition is present within the register. The arrangement also includes a verification signal generator 33 for applying a fixed reference signal, a comparator 34 to which the verify signals from the outputs 32 are applied, and a control circuit 35. The test/control-logic of the comparator 34 and control circuit 35 is constructed using masking redundancy 20-24 in order to render the test/control logic tolerant to faults. The control circuit 35 serves to control testing of each of the registers 30 in turn by supplying an enable signal to the input 31 of each register 30 beginning with the first register. This causes the supply of a verify signal V.sub.1 from the verify output 32 of the first register 30 to the comparator 34 which compares the verify signal V.sub.1 to the reference signal. If the verify signal V.sub.1 is significantly different from the reference signal, this indicates that there is a fault present in the first register, and the control circuit 35 is caused to supply a disable signal to the input 31 of the first register. The test procedure is repeated for each register 30 until a verify signal is received by the comparator 34 which indicates that there is no fault present in the associated register.

REFERENCES:
patent: 5111060 (1992-05-01), Asada
patent: 5444390 (1995-08-01), Bartlett et al.
patent: 5465053 (1995-11-01), Edwards
Search Report for Application No. GB 9705436.5; Dated Jun. 9, 1997.
Y. Takafuji et al., SID 93 Digest, pp. 383-386, 1993, "A 1.9-IN. 1.5-M Pixel Driver Fully-Integrated Poly-Si TFT-LCD for HDTV Projection".
C. Bolchini et al., 1994 IEEE International Symposium on Circuits and Systems, vol. 4 of 6, pp. 83-86, 1994, "CMOS Reliability Improvements Through a New Fault Tolerant Technique".
A.A. Sorensen, Electro-Technology, pp. 118-125, 1961, "Digital-Circuit Reliability Through Redundancy".
R.E. Kuehn, IEEE Transactions on Reliability, vol. R-18, No. 1, pp. 3-11, 1969, "Computer Redundancy: Design, Performance, and Future".

Affiliated with

Also associated with

Rating

Fault tolerant circuit arrangements does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant circuit arrangements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant circuit arrangements will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2282101