Fault tolerant circuit arrangement and active matrix device inco

Details Fault tolerant circuit arrangement and active matrix device inco Fault tolerant circuit arrangement and active matrix device inco

1998-03-10

2000-05-09

Kim, Jung Ho

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

Redundant

327425, G06F 1116

Patent

active

060609419

ABSTRACT:
A fault tolerant circuit arrangement includes: an input; an output; a first circuit element, a second circuit element, a third circuit element, and a fourth circuit element, provided in such a manner that the first and second circuit elements are connected in series between the input and the output to form a first series combination, and the third and fourth circuit elements are connected in series between the input and the output to form a second series combination, the first series combination being connected in parallel with the second series combination between the input and the output; and, a control element connected between an interconnection point of the first and second circuit elements and an interconnection point of the third and fourth circuit elements. The control element is switchable by a control signal between a conducting mode in which current flow is enabled between the interconnection points and a non-conducting mode in which current flow is prevented between the interconnection points.

REFERENCES:
patent: 4897563 (1990-01-01), Bahl
patent: 5111060 (1992-05-01), Asada
patent: 5173792 (1992-12-01), Matsueda
patent: 5418406 (1995-05-01), Hirano et al.
patent: 5465053 (1995-11-01), Edwards
Y. Takafuji et al., SID 93 Digest, pp. 383-386, 1993, "A 1.9-IN. 1.5-M Pixel Driver Fully-Integrated Poly-Si TFT-LCD for HDTV Projection".
C. Bolchini et al., 1994 IEEE International Symposium on Circuits and Systems, pp. 83-86, 1994, "CMOS Reliability Improvements Through a New Fault Tolerant Technique".
A. A. Sorensen, Electro-Tchnology, pp. 118-125, 1961, "Digital-Circuit Reliability Through Redundancy".
R. E. Kuehn, IEEE Transactions on Reliability, vol. 18, No. 1, pp. 3-11, 1969, "Computer Redundancy: Design, Performance, and Future".

Affiliated with

Also associated with

Rating

Fault tolerant circuit arrangement and active matrix device inco does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant circuit arrangement and active matrix device inco, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant circuit arrangement and active matrix device inco will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1068844