Fault simulator comprising a signal generating circuit implement

Details Fault simulator comprising a signal generating circuit implement Fault simulator comprising a signal generating circuit implement

1992-01-10

1995-04-25

Lall, Parshotam S.

Boots, shoes, and leggings

364578, 364580, G06F 1520

Patent

active

054106788

ABSTRACT:
In a fault simulator for simulating a logic circuit model which is operable in response to first through n-th input pattern signals, a signal generating circuit implemented by hardware generates the first through the n-th input pattern signals. The logic circuit model is assorted into first through m-th levels and is defined by first through p-th faults. The fault simulator carries out a plurality of simulations at the same time in each of the first through the m-th levels. When the simulation proceeds to the m-th level, the fault simulator produces a simulation result signal representative of detected faults and a correct value. The fault simulator simulates the first through the p-th faults by the use of each of the first through the n-th input pattern signals.

REFERENCES:
patent: 3614608 (1971-10-01), Giedd et al.
patent: 3702011 (1972-10-01), Armstrong
patent: 4725975 (1988-02-01), Sasaki
patent: 4763289 (1988-08-01), Barizilai et al.
patent: 4782440 (1988-11-01), Nomizu et al.
patent: 4918594 (1990-04-01), Onizuka

Affiliated with

Also associated with

Rating

Fault simulator comprising a signal generating circuit implement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault simulator comprising a signal generating circuit implement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault simulator comprising a signal generating circuit implement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1574340