Boots – shoes – and leggings
Patent
1982-05-13
1985-05-14
Ruggiero, Joseph F.
Boots, shoes, and leggings
244194, 364187, 371 9, G06F 1116
Patent
active
045176396
ABSTRACT:
In a triplex redundant digital control system, one of three computer units is selected for controlling a digital flight control system by using fault scoring and selection logic circuitry that responds to discrete signals produced by the computer units that represent both self-test and cross-test information on the health of the three available units. The self-test and cross-test discrete information signals are received and processed by the selection logic circuit in accordance with a fault-scoring scheme in which the self-test scores are accorded different and, in particular, greater weight than the cross-test scores and a computer unit exhibiting the lowest combined self- and cross-test fault score is selected as the computer in control. The circuitry also includes memory devices for storing the fault scores associated with previous fault conditions so that a previously unfailed computer unit is selected over a previously failed but currently healthy computer. The memory devices are cleared whenever all three computer modules have scored a fault condition of equal weight such that transient failures do not cause permanent disablement of a computer unit, rather the temporarily faulty unit is allowed to recover and to be brought back on line if needed. To minimize switching, the selection logic causes a new selection only if a computer unit with a lower fault score is available. For simplicity and reliability, the fault scoring and selection logic functions of the circuitry are performed by read-only memories (ROMs) and the memory function is implemented by resettable latches.
REFERENCES:
patent: 3471686 (1969-10-01), Connell
patent: 3476922 (1969-11-01), Yiotis
patent: 3593307 (1971-07-01), Gouge, Jr. et al.
patent: 3614401 (1971-10-01), Lode
patent: 3618015 (1971-11-01), Homonick
patent: 3654603 (1972-04-01), Gunning et al.
patent: 3665173 (1972-05-01), Bouricius et al.
patent: 3678467 (1972-07-01), Nussbaum et al.
patent: 3783250 (1974-01-01), Fletcher et al.
patent: 3800139 (1974-03-01), Clark
patent: 3805235 (1974-04-01), Foster et al.
patent: 3829668 (1974-08-01), Noumi et al.
patent: 3848116 (1974-11-01), Moder et al.
patent: 4130241 (1978-12-01), Meredith et al.
patent: 4270168 (1981-05-01), Murphy et al.
Rennels, David A., "Architectures for Fault-Tolerant Spacecraft Computers", pp. 1255-1268, Oct. 1978.
Depledge, P. G. et al., "Fault-Tolerant Microcomputer Systems for Aircraft", pp. 206-220, Mar. 1977.
Ferrell Philip J.
McFarland Melvin D.
Stern Alan D.
Ruggiero Joseph F.
The Boeing Company
LandOfFree
Fault scoring and selection circuit and method for redundant sys does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault scoring and selection circuit and method for redundant sys, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault scoring and selection circuit and method for redundant sys will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-771852