Fault isolation for multiphase clock signals supplied to dual mo

Details Fault isolation for multiphase clock signals supplied to dual mo Fault isolation for multiphase clock signals supplied to dual mo

1991-01-16

1992-01-14

Smith, Jerry

Excavating

371 54, 371 683, 364739, G06F 772, G06F 1100

Patent

active

050816292

ABSTRACT:
A clock error detection system is provided for a data processing system that employs multiphase clock signals and dual, substantially identical electronic modules. The clock error detection system employs one clock error detection circuit on one module and a second clock error detection circuit on the other electronic module. An error collector is coupled to the first and second clock error detection circuits on both modules to receive the fault signals. Two complementary residue code generators with different moduli are used in each electronic module to generate clock phase error detection signals, which may be used to detect either missing or extra clock phases.

REFERENCES:
patent: 2996248 (1961-08-01), Abbott
patent: 3660646 (1972-05-01), Minero et al.
patent: 3873820 (1975-03-01), Parr et al.
patent: 3931505 (1976-01-01), Sevcik
patent: 4181969 (1980-01-01), Smith, Jr.
patent: 4213188 (1980-06-01), Smolko et al.
patent: 4233682 (1980-11-01), Liebergot et al.
patent: 4236446 (1980-12-01), Lovrich et al.
patent: 4265173 (1981-05-01), Takahashi et al.
patent: 4471484 (1984-09-01), Sedmak
patent: 4670880 (1987-06-01), Jitsukawa et al.
patent: 4686677 (1987-08-01), Flora
patent: 4691219 (1987-09-01), Bose et al.
patent: 4752904 (1988-06-01), Paul
patent: 4792955 (1988-12-01), Johnson et al.
patent: 4800564 (1989-01-01), DeFazio et al.
patent: 4853932 (1989-08-01), Nitschke et al.
patent: 4924467 (1990-05-01), Criswell
patent: 4926374 (1990-05-01), Schaffer
Avizienis, Algirdas, "A Study of the Effectiveness of Fault-Detecting Codes for Binary Arithmetic", Jet Propulsion Laboratory California Institute of Technology, Technical Report No. 32-711, Sept. 1965, pp. 10-16.
Paal, Dr. Frank F., "Implementation of Residue Number Arithmetic Checking Compatible with Fast Arithmetic Processing", California State University, Long Beach, CA.

Affiliated with

Also associated with

Rating

Fault isolation for multiphase clock signals supplied to dual mo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault isolation for multiphase clock signals supplied to dual mo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault isolation for multiphase clock signals supplied to dual mo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-546305