Excavating
Patent
1985-04-18
1987-11-17
Fleming, Michael R.
Excavating
371 11, 371 25, G06F 1100
Patent
active
047078332
ABSTRACT:
A digital information transfer apparatus includes N shift registers (1 through N) for storing digital information supplied to and from N respective function modules, and a common bus connected to the shift registers for parallel transfer of digital information. The shift registers are serially connected by a scan path to form a large scale shift register. An error detector in the transferring control circuit detects a failure on the common bus, and supplies a serial output signal of the Nth shift register to the 1st shift register. The processing circuit of the 1st function module rotates the contents of the 1st to Nth shift registers, through the scan path.
REFERENCES:
patent: 4183461 (1980-01-01), Sato
patent: 4298980 (1981-11-01), Hajdu
patent: 4375635 (1983-03-01), Leow
patent: 4433412 (1984-02-01), Best
patent: 4454594 (1984-06-01), Cage
patent: 4493077 (1985-01-01), Agrawal
patent: 4500958 (1985-02-01), Manton
patent: 4602210 (1986-07-01), Fasang
Fleming Michael R.
Kabushiki Kaisha Toshiba
LandOfFree
Fault-compensating digital information transfer apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault-compensating digital information transfer apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault-compensating digital information transfer apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1454758