Faster shift value calculation using modified...

Details Faster shift value calculation using modified... Faster shift value calculation using modified...

2004-05-26

2008-10-28

Ngo, Chuong D (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C708S708000

Reexamination Certificate

active

07444366

ABSTRACT:
Circuitry for reducing propagation delays in calculation of a value for use in a floating point multiply-accumulate operation. In the circuitry, a carry-save adder receives values of three input operands from three latches. A carry-lookahead adder receives the outputs from the carry-save adder and implements an XOR operation on a most-significant bit along with its own logic operation to produce the value for the floating point multiply-accumulate operation. Modification of the carry-lookahead adder to perform the XOR operation results in elimination of an entire stage of logic.

REFERENCES:
patent: 4228520 (1980-10-01), Letteney et al.
patent: 4425623 (1984-01-01), Russell
patent: 4573137 (1986-02-01), Ohhashi
patent: 4737926 (1988-04-01), Vo et al.
patent: 4789958 (1988-12-01), Maejima et al.
patent: 4811272 (1989-03-01), Wolrich et al.
patent: 4839846 (1989-06-01), Hirose et al.
patent: 4841467 (1989-06-01), Ho et al.
patent: 5043934 (1991-08-01), Lamb
patent: 5166899 (1992-11-01), Lamb
patent: 5195051 (1993-03-01), Palaniswami
patent: 5253195 (1993-10-01), Broker et al.
patent: 5351207 (1994-09-01), Girard et al.
patent: 5479356 (1995-12-01), Shackelford et al.
patent: 5508952 (1996-04-01), Kantabutra
patent: 5636157 (1997-06-01), Hesson et al.
patent: 5719803 (1998-02-01), Naffziger
patent: 5757686 (1998-05-01), Naffziger et al.
patent: 5790444 (1998-08-01), Olson et al.
patent: 5859999 (1999-01-01), Morris et al.
patent: 5860017 (1999-01-01), Sharangpani et al.
patent: 5877973 (1999-03-01), Kato et al.
patent: 5892698 (1999-04-01), Naffziger
patent: 5944777 (1999-08-01), Kumar et al.
IEEE Standard for Binary Floating-Point Arithmetic, Standards Committee of the IEEE Computer Society, IEEE Std. 754-1985.
Wolfe, A., “Patents shed light on Merced's Innards”, Electronic Engineering Times, Feb. 15, 1999.

Affiliated with

Also associated with

Rating

Faster shift value calculation using modified... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Faster shift value calculation using modified..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Faster shift value calculation using modified... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4017926