Faster shift value calculation using modified...

Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

10613095

ABSTRACT:
Circuitry for reducing propagation delays in calculation of a value for use in a floating point multiply-accumulate operation. In the circuitry, a carry-save adder receives values of three input operands from three latches. A carry-lookahead adder receives the outputs from the carry-save adder and implements an XOR operation on a most-significant bit along with its own logic operation to produce a value for the floating point multiply-accumulate operation. Modification of the carry-lookahead adder to perform the XOR operation results in elimination of an entire stage of logic.

REFERENCES:
patent: 5636157 (1997-06-01), Hesson et al.
patent: 5719803 (1998-02-01), Naffziger
patent: 5790444 (1998-08-01), Olson et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Faster shift value calculation using modified... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Faster shift value calculation using modified..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Faster shift value calculation using modified... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3791734

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.