Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1993-04-16
1994-10-25
Westin, Edward P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 307448, H03K 190175, H03K 19094
Patent
active
053592433
ABSTRACT:
A fast TTL to CMOS level converting circuit with reduced standby current is disclosed. A fast first stage CMOS inverter with skewed transistor size ratios is isolated from a large load capacitance by a second inverter. The second inverter connects to the power supply through a depletion mode NMOS transistor. The gate terminal of the depletion mode NMOS transistor is driven by the output of the first inverter. The depletion NMOS disconnects the PMOS transistor of the second inverter from the power supply when the input voltage ranges between the power supply and 2.0 volts, resulting in zero standby current for the second stage. Therefore, the second stage can be made large enough to drive large fanout capacitances without incurring additional standby current.
REFERENCES:
patent: 4501978 (1985-02-01), Gentile et al.
patent: 4675544 (1987-06-01), Schrenk
patent: 4697101 (1987-09-01), Iwahashi et al.
patent: 4763022 (1988-08-01), Sheldon
patent: 4845381 (1989-07-01), Cuevas
patent: 4956567 (1990-09-01), Hunley et al.
patent: 5065361 (1991-11-01), Yoshizawa et al.
patent: 5144167 (1992-09-01), McClintock
Altera Corporation
Santamauro Jon
Westin Edward P.
LandOfFree
Fast TTL to CMOS level converting buffer with low standby power does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast TTL to CMOS level converting buffer with low standby power, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast TTL to CMOS level converting buffer with low standby power will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-137861