Fast sigma-delta modulator having a controlled clock generator

Details Fast sigma-delta modulator having a controlled clock generator Fast sigma-delta modulator having a controlled clock generator

1997-04-14

1998-08-18

Young, Brian K.

Coded data generation or conversion

Analog to or from digital conversion

Differential encoder and/or decoder

H03M 300

Patent

active

057963606

ABSTRACT:
An apparatus receives a reference clock signal that is then applied to a first one of a number of series-connected controllable delay stages. The output of each delay stage is a further delayed version of its input, the amount of delay being controlled by a control signal. A phase relation between a first preselected one of the plurality of delayed reference clock signals and a second preselected one of the plurality of delayed reference clock signals is measured. Alternatively, it may be a phase relation between the reference clock signal and a preselected one of the plurality of delayed reference clock signals that is measured. The measured phase relation is compared with a desired phase relation, and the difference is an error signal that is fed back to the delay stages for use as the delay control signal. In this manner, the delayed reference clock outputs from the delay stages lock in to a very stable desired phase relation with respect to one another. The delayed reference clocks are then transformed by logic circuitry into nonoverlapping phase clocks for use by a switched capacitor sigma-delta modulator. By using the clocks generated in this manner, the switched-capacitor sigma-delta modulator may be operated at rates of 13 MHz or higher.

REFERENCES:
patent: 4947171 (1990-08-01), Pfeifer et al.
patent: 5055843 (1991-10-01), Ferguson et al.
patent: 5087829 (1992-02-01), Ishibashi et al.
patent: 5140325 (1992-08-01), Yu et al.
patent: 5146121 (1992-09-01), Searles et al.
patent: 5150068 (1992-09-01), Kawashima et al.
patent: 5184027 (1993-02-01), Masuda et al.
patent: 5311181 (1994-05-01), Ferguson, Jr. et al.
patent: 5313205 (1994-05-01), Wilson
patent: 5349352 (1994-09-01), Saleh
patent: 5398263 (1995-03-01), Vanderspool, II et al.
patent: 5408235 (1995-04-01), Doyle et al.
patent: 5436939 (1995-07-01), Co et al.
M. Rebeschini, "Practical Considerations in SC Circuit Design", Practical Aspects in Analog and Mixes ICs, pp. 37-38 and 52-61, Lausanne, Switzerland, Jul. 4-8, 1994.
Kenichi Sugitani et al., "Improvement of Performances of SC Sigma-Delta Modulators," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, pp. 931-938, vol. E76-A, No. 6, Jun. 1993, Tokyo, JP.

Affiliated with

Also associated with

Rating

Fast sigma-delta modulator having a controlled clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast sigma-delta modulator having a controlled clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast sigma-delta modulator having a controlled clock generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1118598