Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2002-08-14
2004-11-23
Nguyen, Van Thu (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185250, C365S205000
Reexamination Certificate
active
06822904
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to semiconductor memory devices, and in particular, the present invention relates to sensing schemes in a flash memory device.
BACKGROUND OF THE INVENTION
Semiconductor memory devices are rapidly-accessible memory devices. In a semiconductor memory device, the time required for storing and retrieving information generally is independent of the physical location of the information within the memory device. Semiconductor memory devices typically store information in a large array of cells. A group of cells are electrically connected together by a bit line, or data line. An electrical signal is used to program a cell or cells.
Computer, communication and industrial applications are driving the demand for memory devices in a variety of electronic systems. One important form of semiconductor memory device includes a non-volatile memory made up of floating-gate memory cells called flash memory. Computer applications use flash memory to store BIOS firmware. Peripheral devices such as printers store fonts and forms on flash memory. Digital cellular and wireless applications consume large quantities of flash memory and are continually pushing for lower voltages and power demands. Portable applications such as digital cameras, audio recorders, personal digital assistants (PDAs) and test equipment also use flash memory as a medium to store data.
To achieve lower operating voltages and lower power demands, operation of the memory device must generally come under tighter constraints. Lower operating margins increase the demands on sensing circuits and related circuits for accessing a memory cell and sensing the data contained therein. For example, sensing devices in flash memory devices often rely on a voltage differential to determine the programmed state of a memory cell, such as a voltage differential between a target bit line and a reference voltage. As operating voltages are reduced, such differential sensing devices often must be capable of distinguishing between smaller voltage differentials. At lower voltages, differential sensing becomes slower and, at very low voltages, may even become unreliable.
Read Only Memory (ROM) devices often utilize a single-ended sensing scheme as opposed to differential sensing. A single-ended sensing device has a single input coupled to a target bit line and provides an output signal indicative of a potential level of the target bit line. In operation, the target bit line is precharged to some precharge potential. During or after precharging, the word line of the target memory cell is driven. Upon release from the precharge potential, the logic state of the target memory cell is sensed. If the potential level of the target bit line remains unchanged, it is indicative of no current flow through the target memory cell, thus corresponding to a first logic state. If the potential level of the target bit line falls, it is indicative of current flow through the target memory cell, thus corresponding to a second logic state.
The single-ended sensing device often contains an inverter providing the output signal indicative of the logic state and having a threshold point close to the precharge potential. Choosing a threshold point close to the precharge potential improves the speed of the sensing device by reducing the time necessary to detect the second logic state. Choosing a threshold point close to the precharge potential also improves the power usage of the sensing device by reducing the amount of current necessary to precharge the bit line for the next read cycle. However, choosing a threshold point close to the precharge potential risks erroneous indications of the second logic state if undesired, or residual, current flow is experienced. Such risks have hindered use of single-ended sensing in high-performance flash memory devices, which often experience some residual current due to depletion, leakage, insufficient programming or other phenomena, yet must often perform at lower operating voltages and lower power requirements.
The dominant component of a sensing operation is typically either the time needed to raise a target word line to a read potential or the time needed to raise a target bit line to the precharge potential. As these components of the sensing operation are generally concurrent, the slowest component will generally determine the access time of a memory device. The slowest component of the sensing operation is often the precharge phase. Thus, improvements in the precharge phase can facilitate significant improvements in access time.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for alternative sensing devices for integrated-circuit memory devices, memory devices containing such sensing devices, and methods of their operation.
SUMMARY OF THE INVENTION
The above-mentioned problems with memory devices and other problems are addressed by the present invention and will be understood by reading and studying the following specification.
Sensing circuits for sensing a programmed state of a floating-gate memory cell have been described for use in memory devices. Sensing circuits in accordance with the various embodiments include a first precharging path for applying a first precharge potential to the input node of a sensing device for precharging bit lines prior to sensing the programmed state of the floating-gate memory cell. Sensing circuits in accordance with the various embodiments further include a second precharging path for applying a second precharge potential to a target global bit line for precharging bit lines prior to sensing the programmed state of the floating-gate memory cell. The second precharging path is activated during only a portion of the precharging phase of a sensing operation to bring the bit lines rapidly up toward an asymptotic potential level. The second precharging path is thus deactivated prior to deactivating the first precharging path.
For one embodiment, the invention provides a sensing circuit. The sensing circuit includes a sensing device having an input node and a first precharging path coupled to the input node. The sensing circuit further includes at least one second precharging path. Each second precharging path is coupled to the input node through a pass circuit.
For another embodiment, the invention provides a flash memory device. The memory device includes a global bit line and a sensing device for sensing a programmed state of a target memory cell. The sensing device includes an input node selectively coupled to the global bit line The sensing device further includes a first precharging path coupled to the input node for precharging the input node and the global bit line during a sensing operation. The memory device further includes a second precharging path coupled to the global bit line for precharging the input node and the global bit line during the sensing operation.
For yet another embodiment, the invention provides a method of sensing a data value of a target memory cell of a memory device. The method includes precharging an input node of a sensing device using a first precharging path and precharging a global bit line using a second precharging path different from the first precharging path. The global bit line is coupled between the target memory cell and the input node of the sensing device. The method further includes deactivating the second precharging path, deactivating the first precharging path subsequent to deactivating the second precharging path, and sensing the data value of the target memory cell using the sensing device.
The invention still further provides methods and apparatus of varying scope.
REFERENCES:
patent: 4727519 (1988-02-01), Morton
patent: 4763026 (1988-08-01), Tsen
patent: 5625588 (1997-04-01), Seyyedy
patent: 5901105 (1999-05-01), Ong et al.
patent: 5949728 (1999-09-01), Liu
patent: 5999439 (1999-12-01), Seyyedy
patent: 6128226 (2000-10-01
Gallo Girolamo
Marotta Giulio Giuseppe
Vali Tommaso
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
Nguyen Tuan T.
Nguyen Van Thu
LandOfFree
Fast sensing scheme for floating-gate memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast sensing scheme for floating-gate memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast sensing scheme for floating-gate memory cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3319064