Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Patent
1998-04-13
2000-11-07
Kizou, Hassan
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
370414, H04L 1256
Patent
active
061446629
DESCRIPTION:
BRIEF SUMMARY
TECHNICAL FIELD
The present invention relates to a switching device for fixed-size packets of data, particularly for ATM-packets. More particularly it is related to a switching device with several input ports and several output ports and is determined for the transportation of incoming packets according to their header to one or more designated output ports. Further the invention relates to a method for transporting fixed-size packets from several input ports to several output ports, particularly for ATM-packets. The invention is also related to a switching apparatus comprising several switching devices.
BACKGROUND OF THE INVENTION
Fast switching of information, be it samples of analog signals or alphanumeric data, is an important task in a communication network. The network nodes in which lines or transmission links from various directions are interconnected for exchanging information between them are often the cause of delay in the transmission. If much traffic is concentrated in a node, and if in particular most of the traffic passes through only few of the links, increased delays or even loss of information are often encountered. It is therefore desirable to have switching nodes which allow fast routing and are at least partially non-blocking.
In EP 312628 is described a switching apparatus for interconnecting a plurality of incoming and outgoing transmission links of a communication network, or for exchanging data between incoming and outgoing computer- and workstation connection links. Furthermore, known packet formats are described.
An overview over prior art switching technology is given on the Internet page www.zurich.ibm.com/Technology/ATM/SWOCPWP, wherein an introduction into the PRIZMA Chip is illustrated. Another source for information about this topic is the publication "A flexible shared-buffer switch for ATM at Gbit/s rates" by W. E. Denzel, A. P. J. Engbersen, I. Iliadis in Computer Networks and ISDN Systems, (0169-7552194), Elsevier Science B.V., Vol. 27, No. 4, pp. 611-624.
The PRIZMA chip has 16 input ports and 16 output ports which provide a port speed of 300-400 Mbit/s. The switch's principle is first to route incoming packets through a fully parallel I/O routing tree and then to queue the routed packets in an output buffer. In addition to this the chip uses a separation between data (payload) and control (header) flow. Only the payloads are stored in a dynamically shared output buffering storage. With this architecture head-of-the-line-queueing is avoided. The PRIZMA chip has a scaleable architecture and hence offers multiple expansion capabilities with which the port speed, the number of ports and the data throughput can be increased. These expansions can be realized based on a modular use of the PRIZMA. Also single-stage or multi-stage switch fabrics can be constructed in a modular way.
The PRIZMA chip is especially suited for broadband telecommunications, based on ATM, i.e. the Asynchronous Transfer Mode. However, the concept is not restricted to ATM-oriented architectural environments. ATM is based on short, fixed-length packets, often called cells and is supposed to be applied as the integrated switching and transmission standard for the future public Broadband Integrated Services Digital Network (BISDN). PRIZMA's topology and queuing arrangement for contention resolution employs a high degree of parallelism. The routing function is performed in a distributed way at the hardware level, referred to as self-routing. ATM packets are classified into several packet types, particularly packet types with different payload sizes, and the PRIZMA chip is dedicated to handle packets with a payload up to 64 bytes. However also packet payloads with 12, 16, 32 or 48 bytes are often to be transported.
A typical dimension of the shared memory section in PRIZMA contains 128 storage cells with a cell length of 64 bytes for storing at maximum 128 packets, independent from their size. When the PRIZMA chip is used in a speed-expansion mode, whereby four chips operate in parallel and each chip re
REFERENCES:
patent: 5838681 (1998-11-01), Bonomi et al.
patent: 5859835 (1999-01-01), Varma et al.
patent: 5862136 (1999-01-01), Irwin
PUPA 4-47828, Abstract.
PUPA 62-177647, Abstract.
PUPA 63-187750, Abstract.
PUPA 6-169326, Abstract.
PUPA 62-225050, Abstract.
PUPA 4-175034, Abstract.
"A Study on shared buffer type ATM switch" Japan Institute of Information and Communication, vol. J72-B-I, No. 11, pp1070-1075, Nov. 1989 (No Translation).
Colmant Michel
Engbersen Antonius P.
Heddes Marco
van Weert Marinus J. M.
International Business Machines - Corporation
Kizou Hassan
McConnell Daniel E.
Pezzlo John
LandOfFree
Fast routing and non-blocking switch which accomodates multicast does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast routing and non-blocking switch which accomodates multicast, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast routing and non-blocking switch which accomodates multicast will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1648585