Pulse or digital communications – Equalizers – Automatic
Reexamination Certificate
2007-02-20
2007-02-20
Bayard, Emmanuel (Department: 2611)
Pulse or digital communications
Equalizers
Automatic
C375S350000
Reexamination Certificate
active
10407901
ABSTRACT:
This invention relates to a method and system for fast retrieval of the sequence components from phase, frequency and amplitude varying signals and synchronization therewith, and the concept of a system on a chip for power signal processing. More specifically, it relates to a method and system where the sequence components of a three-phase power signal are extracted and filtered in real time using a multirate phase-locked loop and a dual infinite impulse response filter with fault detection and reinitialization.
REFERENCES:
patent: 4097692 (1978-06-01), Felix
patent: 6400258 (2002-06-01), Parker
patent: 6741417 (2004-05-01), Hsin et al.
patent: 2003/0091122 (2003-05-01), Humphreys et al.
Liccardo et al., A New Robust Phase Tracking System For Asymmetrical And Distorted Three Phase Networks, Sep. 12-15, 2004, Harmonics and Quality of Power, 2004, 11th International Conference on, pp. 525-530.
Dawson, F. P. et al., “Variable Sample Rate Delayless Frequency-Adaptive Digital Filter for Synchronized Signal Acquisition and Sampling”, IEEE Transactions on Industrial Electronics, vol. 46, No. 5, Oct. 1999, pp. 889-896.
Schweitzer, E. O., III, et al., “Filtering for Protective Relays”, IEEE Transactions on Power Delivery, vol. 7, No. 3, Jul. 1993, pp. 15-23.
Vainio, O. et al., “Digital Filtering for Robust 50/60Hz Zero-Crossing Detectors”, IEEE Transactions on Instrumentation and Measurement, vol. 45, No. 2, Apr. 1996, pp. 426-430.
Ashok Kumar, B. S., “Time Delay Compensation for High Speed Digital Protection”, IEEE Transactions on Power Delivery, vol. PWRD-1, No. 4, Oct. 1986, pp. 68-73.
Stewart, R. W. et al., “Oversampling and Sigma-Delta Strategies for Data Conversion”, Electronics & Communication Engineering Journal, Feb. 1998, pp. 37-46.
Wang, L., “Frequency responses of Phasor-Based Microprocessor Relaying Algorithms”, IEEE Transactions on Power Delivery, vol. 14, No. 1, Jan. 1999, pp. 98-109.
Song, H. et al., “An Instantaneous Phase Angle Detection Algorithm Under Unbalanced Line Voltage Condition”, Power Electronics Specialists Conference, PESC'99, 30th Annual IEEE 1999, vol. 1, pp. 533-537.
Malengret, A. et al., “Negative Sequence Current Cancellation with DSP and Space Vector Controlled PWM Modulated Inverter”, Communications and Signal Processing, COMSIG'98, Proceedings of the 1998 South African Symposium on, 1998, pp. 237-242.
Coury, D. V. et al., “Digital Filters Applied to Computer Relaying”, IEEE Transactions on Power Delivery, vol. PWRD-1, No. 4, Oct. 1998, pp. 1062-1066.
Ashok Kumar, B. S. et al., “Envelope Compensation for High Speed Digital Protection”, IEEE Transactions on Power Delivery, vol. 7, No. 3, Jul. 1992, pp. 1139-1147.
Al-Ahmad, H. et al., “A Novel Technique for Initializing Digital IIR Filters with a Finite Number of Samples at a Single Frequency”, IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 44, No. 5, May 1997, pp. 417-420.
Chornoboy, E. S., “Initialization for Improved IIR Filter Performance”, IEEE Transactions on Signal Processing, vol. 40, No. 5, Mar. 1992, pp. 543-550.
Montero-Hernández, O. C. et al., “A Fast Detection Algorithm Suitable for Mitigation of Numerous Power Quality Disturbances”, Industry Applications Conference, Thirty-Sixth IAS Annual Meeting, 2001, vol. 4, pp. 2661-2666.
Hussein, A. I. et al., “Design and Verification Techniques Used in a Graduate Level VHDL Course”, Frontiers in Education Conference, 1999, FIE '99. 29th Annual, vol. 2, pp. 13A4/28-13A4/31.
Dattatreya, G. R., “A Systematic Approach to Teaching Binary Arithmetic in a First Course”, IEEE Transactions on Education, vol. 36 No. 1, Feb. 1993, pp. 163-168.
Chung, J. et al., “New robust voltage sag disturbance detector using an adaptive prediction error filter”, IEEE Power Engineering Society Summer Meeting, vol. 1, 1999, pp. 512-517.
Bhavaraju, V. B. et al., “Analysis and Design of an Active Power Filter for Balancing Unbalanced Loads”, 23rd Annual Power Electronics Specialists Conference, PESC'92 Record, IEEE, 1992, vol. 2, pp. 1214-1220.
Alfudhaid, A. S. et al., “A Recursive Least-Squares Digital Distance Relaying Algorithm”, IEEE Transactions on Power Delivery, vol. 14, No. 4, Oct. 1999, pp. 1257-1262.
Karimi, M. et al., “Wavelet Based On-line Disturbance Detection for Power Quality Applications”, IEEE Transactions on Power Delivery, vol. 15, No. 4, Oct. 2000, pp. 1212-1220.
Deng, D. et al., “FPGA Implementation of PWM Pattern Generators”, Canadian Conference on Electrical and Computer Engineering, 2001, vol. 1, pp. 225-230.
Karimi-Ghartemani, M. et al., “A New Phase-Locked Loop (PLL) System”, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems, vol. 1, No. 14-17, Aug. 2001, pp. 421-424.
Karimi-Ghartemani, M. et al., A Nonlinear Adaptive Filter for Online Signal Analysis in Power Systems: Applications:, IEEE Transactions on Power Delivery, vol. 17, No. 2, Apr. 2002, pp. 617-622.
Dawson Francis
Li Chunlin
Bayard Emmanuel
Synnestvedt & Lechner LLP
Williams Lawrence
LandOfFree
Fast phase synchronization and retrieval of sequence... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast phase synchronization and retrieval of sequence..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast phase synchronization and retrieval of sequence... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3835637