Fast pattern-detection machine and method

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36457107, 36471511, 375368, H04L 700

Patent

active

056363699

ABSTRACT:
The invention is a state machine for the detection of a pre-specified pattern of m bits in a stream of bits where the stream of bits is examined in steps, each successive step consisting of the examination of the next successive set of n bits in the stream of bits. The state machine is mechanized by a look-up table. The current set of n bits is combined with a state number representing the current state of the machine to obtain an address for entry into the look-up table. The state number stored in the table at that address is the new state number representing the new state of the machine after the examination of the current set of n bits in the stream. The new state number is then combined with the next successive set of n bits to obtain the next new state number from the table. Thus each new state number becomes the current state number for combination with the next set of n bits to form the address for entry into the table. The process is continued until the state number indicates that the pre-specified pattern of m bits has been detected in the stream of bits.

REFERENCES:
patent: 4241402 (1980-12-01), Mayper, Jr. et al.
patent: 4541115 (1985-09-01), Werth
patent: 4550436 (1985-10-01), Freeman et al.
patent: 4558302 (1985-12-01), Welch
patent: 4835733 (1989-05-01), Powell
patent: 5056014 (1991-10-01), Burrows
patent: 5091971 (1992-02-01), Ward et al.
patent: 5146471 (1992-09-01), Cowart
patent: 5280595 (1994-01-01), Lemay et al.
patent: 5313496 (1994-05-01), de Goede
patent: 5357541 (1994-10-01), Cowart
patent: 5452425 (1995-09-01), Childers et al.
patent: 5463689 (1995-10-01), Schutte et al.
patent: 5592518 (1997-01-01), Davis et al.
"ATPG Aspects of FSM Verification", by H. Cho et al., IEEE, Computer-Aided Design, 1990 International Conference, Sep. 1990, pp. 134-137.
"An Adaptive RAM-DFE for Storage Channels", by K. Fisher et al., IEEE Transactions on Communications, vol. 39, No. 11, Nov. 1991, pp. 1559-1568.
"Correcting Dependent Errors in Sequences Generated by Finite-State Processes", by G. Hart et al., IEEE Transactions on Information Theory, vol. 39, No. 4, Jul. 1993, pp. 1249-1260.
"Bitwise Encoding of Finite State Machines", by J. Monteiro et al., IEEE, 7th International Conference on VLSI Design, Jan. 1994, pp. 379-382.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Fast pattern-detection machine and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast pattern-detection machine and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast pattern-detection machine and method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-399443

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.