Electrical computers and digital processing systems: multicomput – Computer-to-computer data addressing
Reexamination Certificate
2007-06-26
2007-06-26
Pwu, Jeffrey (Department: 2143)
Electrical computers and digital processing systems: multicomput
Computer-to-computer data addressing
C709S236000, C709S230000, C370S474000, C370S396000, C370S469000
Reexamination Certificate
active
10260112
ABSTRACT:
A system for protocol processing in a computer network has an intelligent network interface card (INIC) or communication processing device (CPD) associated with a host computer. The INIC provides a fast-path that avoids protocol processing for most large multi-packet messages, greatly accelerating data communication. The INIC also assists the host for those message packets that are chosen for processing by host software layers. A communication control block for a message is defined that allows DMA controllers of the INIC to move data, free of headers, directly to or from a destination or source in the host. The context is stored in the INIC as a communication control block (CCB) that can be passed back to the host for message processing by the host. The INIC contains specialized hardware circuits that are much faster at their specific tasks than a general purpose CPU. A preferred embodiment includes a trio of pipelined processors with separate processors devoted to transmit, receive and management processing, with full duplex communication for four fast Ethernet nodes.
REFERENCES:
patent: 4366538 (1982-12-01), Johnson et al.
patent: 4991133 (1991-02-01), Davis et al.
patent: 5056058 (1991-10-01), Hirata et al.
patent: 5058110 (1991-10-01), Beach et al.
patent: 5097442 (1992-03-01), Ward et al.
patent: 5163131 (1992-11-01), Row et al.
patent: 5212778 (1993-05-01), Dally et al.
patent: 5280477 (1994-01-01), Trapp
patent: 5289580 (1994-02-01), Latif et al.
patent: 5303344 (1994-04-01), Yokoyama et al.
patent: 5412782 (1995-05-01), Hausman et al.
patent: 5448566 (1995-09-01), Richter et al.
patent: 5485579 (1996-01-01), Hitz et al.
patent: 5506966 (1996-04-01), Ban
patent: 5511169 (1996-04-01), Suda
patent: 5517668 (1996-05-01), Szwerinski et al.
patent: 5524250 (1996-06-01), Chesson et al.
patent: 5548730 (1996-08-01), Young et al.
patent: 5566170 (1996-10-01), Bakke et al.
patent: 5588121 (1996-12-01), Reddin et al.
patent: 5590328 (1996-12-01), Seno et al.
patent: 5592622 (1997-01-01), Isfeld et al.
patent: 5598410 (1997-01-01), Stone
patent: 5619650 (1997-04-01), Bach et al.
patent: 5629933 (1997-05-01), Delp et al.
patent: 5634099 (1997-05-01), Andrews et al.
patent: 5634127 (1997-05-01), Cloud et al.
patent: 5642482 (1997-06-01), Pardillos
patent: 5664114 (1997-09-01), Krech, Jr. et al.
patent: 5671355 (1997-09-01), Collins
patent: 5678060 (1997-10-01), Yokoyama et al.
patent: 5692130 (1997-11-01), Shobu et al.
patent: 5699317 (1997-12-01), Sartore et al.
patent: 5701434 (1997-12-01), Nakagawa
patent: 5701516 (1997-12-01), Cheng et al.
patent: 5727142 (1998-03-01), Chen
patent: 5749095 (1998-05-01), Hagersten
patent: 5751715 (1998-05-01), Chan et al.
patent: 5752078 (1998-05-01), Delp et al.
patent: 5758084 (1998-05-01), Silverstein et al.
patent: 5758089 (1998-05-01), Gentry et al.
patent: 5758186 (1998-05-01), Hamilton et al.
patent: 5758194 (1998-05-01), Kuzma
patent: 5771349 (1998-06-01), Picazo, Jr. et al.
patent: 5790804 (1998-08-01), Osborne
patent: 5794061 (1998-08-01), Hansen et al.
patent: 5802258 (1998-09-01), Chen
patent: 5802580 (1998-09-01), McAlpice
patent: 5809328 (1998-09-01), Nogales et al.
patent: 5812775 (1998-09-01), Van Seeters et al.
patent: 5815646 (1998-09-01), Purcell et al.
patent: 5878225 (1999-03-01), Bilansky et al.
patent: 5898713 (1999-04-01), Melzer et al.
patent: 5913028 (1999-06-01), Wang et al.
patent: 5930830 (1999-07-01), Mendelson et al.
patent: 5931918 (1999-08-01), Row et al.
patent: 5935205 (1999-08-01), Murayama et al.
patent: 5937169 (1999-08-01), Connery et al.
patent: 5941969 (1999-08-01), Ram et al.
patent: 5941972 (1999-08-01), Hoese et al.
patent: 5950203 (1999-09-01), Stakuis et al.
patent: 5991299 (1999-11-01), Radogna et al.
patent: 5996024 (1999-11-01), Blumenau
patent: 6005849 (1999-12-01), Roach et al.
patent: 6009478 (1999-12-01), Panner et al.
patent: 6016513 (2000-01-01), Lowe
patent: 6021446 (2000-02-01), Gentry, Jr.
patent: 6021507 (2000-02-01), Chen
patent: 6026452 (2000-02-01), Pitts
patent: 6034963 (2000-03-01), Minami et al.
patent: 6044438 (2000-03-01), Olnowich
patent: 6047323 (2000-04-01), Krause
patent: 6047356 (2000-04-01), Anderson et al.
patent: 6057863 (2000-05-01), Olarig
patent: 6061368 (2000-05-01), Hitzelberger
patent: 6065096 (2000-05-01), Day et al.
patent: 6122670 (2000-09-01), Bennett et al.
patent: 6141705 (2000-10-01), Anand et al.
patent: 6173333 (2001-01-01), Jolitz et al.
patent: 6195739 (2001-02-01), Wright et al.
patent: 6226680 (2001-05-01), Boucher et al.
patent: 6246683 (2001-06-01), Connery et al.
patent: 6247060 (2001-06-01), Boucher et al.
patent: 6345301 (2002-02-01), Burns et al.
patent: 6356951 (2002-03-01), Gentry, Jr.
patent: 6389468 (2002-05-01), Muller et al.
patent: 6427169 (2002-07-01), Elzur
patent: 6434651 (2002-08-01), Gentry, Jr.
patent: 6449656 (2002-09-01), Elzur et al.
patent: 6453360 (2002-09-01), Muller et al.
patent: 6487654 (2002-11-01), Dowling
patent: 6912522 (2005-06-01), Edgar
patent: 2001/0004354 (2001-06-01), Jolitz
patent: 2001/0025315 (2001-09-01), Jolitz
patent: WO/98/19412 (1998-05-01), None
patent: WO/98/50852 (1998-11-01), None
patent: WO/99/04343 (1999-01-01), None
patent: WO 99/65219 (1999-12-01), None
patent: WO 00/13091 (2000-03-01), None
patent: WO 01/04770 (2001-01-01), None
patent: WO 01/05107 (2001-01-01), None
patent: WO 01/05116 (2001-01-01), None
patent: WO 01/05123 (2001-01-01), None
patent: WO 01/40960 (2001-06-01), None
Internet pages entitled “Hardware Assisted Protocol Processing”, (which Eugene Feinberg is working on), 1 page, printed Nov. 25, 1998.
Zilog product Brief entitled “Z85C30 CMOS SCC Serial Communication Controller”, Zilog Inc., 3 pages, 1997.
Internet pages of Xpoint Technologies, Inc. entitled “Smart LAN Work Requests”, 5 pages, printed Dec. 19, 1997.
Internet pages entitled: Asante and 100BASE-T Fast Ethernet, 7 pages, printed May 27, 1997.
Internet pages entitled: A Guide to the Paragon XP/S-A7 Supercomputer at Indianna University, 13 pages, printed Dec. 21, 1998.
Richard Stevens, “TCP/IP Illustrated, vol. 1, The Protocols”, pp. 325-326 (1994).
Internet pages entitled:Northridge/Southbridgevs.Intel Hub Architecture, 4 pages, printed Feb. 19, 2001.
Gigabit Ethernet Technical Brief, Achieving End-to-End Performance, Alteon Networks, Inc., First Edition, Sep. 1996.
Internet pages directed to Technical Brief on Alteon Ethernet Gigabit NIC technology, www.alteon.com, 14 pages, printed Mar. 15, 1997.
VIA Technologies, Inc. article entitled “VT8501 Apollo MVP4”, pp. i-iv, 1-11, cover and copyright page, revision 1.3, Feb. 1, 2000.
iReady News Archives article entitled “iReady Rounding Out Management Team with Two Key Executives”, http://www.ireadyco.com/archives/keyexec.html, 2 pages, printed Nov. 28, 1998.
“Toshiba Delivers First Chips to Make Consumer Devices Internet-Ready Based On iReady's Design,” Press Release Oct. 1998, 3 pages, printed Nov. 28, 1998.
Internet pages from iReady Products, web sitehttp://www.ireadyco.com/products,html, 2 pages, downloaded Nov. 25, 1998.
iReady News Archives, Toshiba, iReady shipping Internet chip, 1 page, printed Nov. 25, 1998.
Interprophet article entitled “Technology”, http://www.interprophet.com/technology.html, 17 pages, printed Mar. 1, 2000.
iReady Corporation, article entitled “The I-1000 Internet Tuner”, 2 pages, date unknown.
iReady article entitled “About Us Introduction”, Internet pages fromhttp://www.iReadyco.com/about.html, 3 pages printed Nov. 25, 1998.
iReady News Archive article entitled “Revolutionary Approach to Consumer Electronics Internet Connectivity Funded”, San Jose, CA, Nov. 20, 1997. 2 pages, printed Nov. 2, 1998.
iReady News Archive article entitled “Seiko Instruments Inc. (SII) Introduces World's First Internet-Ready Intelligent LCD Modules Based on iReady Technology,” Santa Clara, CA and Chiba, Japan, Oct. 26, 1998, 2 pages, printed Nov. 2, 1998.
NEWSwatch article entitled “iReady internet
Blightman Stephen E. J.
Boucher Laurence B.
Craft Peter K.
Higgen David A.
Philbrick Clive M.
Alacritech, Inc.
Jean-Gilles Jude
Lauer Mark
Pwu Jeffrey
Silicon Edge Law Group LLP
LandOfFree
Fast-path apparatus for receiving data corresponding a TCP... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast-path apparatus for receiving data corresponding a TCP..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast-path apparatus for receiving data corresponding a TCP... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3843044