Boots – shoes – and leggings
Patent
1996-09-12
1999-06-15
Malzahn, David H.
Boots, shoes, and leggings
G06F 750
Patent
active
059128321
ABSTRACT:
A method and apparatus for n-bit by n-bit multiplication is disclosed using paralleled 4-bit by 4-bit multipliers and cascaded adder structures. The cascaded adder structures may be used to produce non-pipelined, integer, n-bit by n-bit multipliers with higher throughput than systolic array multipliers of similar geometries.
REFERENCES:
patent: 2694521 (1954-11-01), Newman et al.
patent: 3670956 (1972-06-01), Calhoun
patent: 3752971 (1973-08-01), Calhoun et al.
patent: 3795880 (1974-03-01), Singh et al.
patent: 4172288 (1979-10-01), Anderson
patent: 4293922 (1981-10-01), Davio et al.
patent: 4594679 (1986-06-01), George et al.
patent: 5036483 (1991-07-01), Virtue
patent: 5060183 (1991-10-01), Sakashita et al.
patent: 5159568 (1992-10-01), Adiletta et al.
patent: 5343417 (1994-08-01), Flora
Buhss,"Multiplikationshardwarefur Einchip-MikrorechnerU 882," Radio Fernsehen Elektronik, 37(6):393-394. 1988. (English translation attached) (Abstract only)
Dauby et al., "Two's complement Multiplier," IBM Technical Disclosure Bulletin, 18(5):1482-1483, 1975.
Obaidat et al., "Fast Mult-step Addition Algorithm," International Journal of Electronics, 70(5):839-849, 1991.
Yung et al., "Part 2: An optimising analysis of hirearchial multipliers for VLSI," IEE Proceedings G. Electronic Circuits & Systems, 131(2):61-66, 1984.
Yung et al., "Recursive addition and its parametisation in VLSI," IEE Proceedings G. Electronic Circuits & Systems, 133(5):256-264, 1986.
Flahie Michael F.
Gremel Buck W.
Board of Regents , The University of Texas System
Malzahn David H.
LandOfFree
Fast n-bit by n-bit multipliers using 4-bit by 4-bit multipliers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast n-bit by n-bit multipliers using 4-bit by 4-bit multipliers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast n-bit by n-bit multipliers using 4-bit by 4-bit multipliers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-406985