Fast multiplier architecture

Details Fast multiplier architecture Fast multiplier architecture

1986-10-09

1989-09-05

Harkcom, Gary V.

Boots, shoes, and leggings

G06F 744

Patent

active

048645290

ABSTRACT:
A digital multiplier circuit which implements a modified multiplier algorithm in binary form and can be implemented as a very large scale integrated circuit. The modified algorithm replaces the large summation required in a typical shift-and-add digital multiplier with the sum of smaller summation terms, both yielding the same product. The digital word representing one of the multiplicands is partitioned or sliced into groups of two or more bits. All possible values of each bit slice are pre-calculated and stored to derive partial products thereof by the other multiplicand. The summation of such partial products rather than of individual bit products reduces the number of partial adders by half or more, depending on the number of bits in each partition or slice.

REFERENCES:
patent: 3366780 (1968-01-01), Rec et al.
patent: 3372269 (1968-03-01), MacSorley et al.
patent: 4041292 (1977-08-01), Kindell
patent: 4153938 (1979-05-01), Ghest et al.
patent: 4546446 (1985-10-01), Machida
patent: 4575812 (1986-03-01), Klober et al.
patent: 4638449 (1987-01-01), Frey
patent: 4646257 (1987-02-01), Essig et al.
patent: 4706211 (1987-11-01), Yamazaki
patent: 4718031 (1988-01-01), Nukiyama
patent: 4718034 (1988-01-01), Tabla et al.
patent: 4745570 (1988-05-01), Diedrich et al.
Singh et al, "High-Speed Binary and Decimal Multiply by Array Assist", IBM Technical Disclosure Bulletin, vol. 18, #12, pp. 4105-4106, May 1976.
Waser et al, "Real-Time Processing Gains Ground with Fast Digital Multiplier", Electronics, vol. 50, #20, pp. 93-99, 9/29/77.
Jump et al., "Effective Pipelining of Digital Systems", IEEE Trans. on Computers, vol. C-27, #9, pp. 855-865, Sep. 1978.

Affiliated with

Also associated with

Rating

Fast multiplier architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast multiplier architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast multiplier architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-249336