Fast multiple operands adder/subtracter based on shifting

Details Fast multiple operands adder/subtracter based on shifting Fast multiple operands adder/subtracter based on shifting

1996-02-13

1998-07-07

Mai, Tan V.

Boots, shoes, and leggings

36478601, 36478401, G06F 750

Patent

active

057779180

ABSTRACT:
A fast adder/subtracter using a decoder and shifting function instead of conventional full-adders is disclosed. The circuit is optimized for the addition of multiple operands up to 4-5 binary bits in magnitude. Using this method a subtraction operation can be performed at no added cost with respect to addition (compared to the conventional method requiring complementing one of the operands). Addition and subtraction of multiple operands is implemented by simple multiple shift operations. The multiple shift operations can be implemented as a chain of series NMOS pulldown devices with a precharged load providing considerable speed advantage over conventional solutions. Fast overflow detection may be implemented by or-ing the higher order bits in the shifter.

REFERENCES:
patent: 4506341 (1985-03-01), Kalter et al.

Affiliated with

Also associated with

Rating

Fast multiple operands adder/subtracter based on shifting does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast multiple operands adder/subtracter based on shifting, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast multiple operands adder/subtracter based on shifting will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1213689