Fast lock phase lock loop and method thereof

Details Fast lock phase lock loop and method thereof Fast lock phase lock loop and method thereof

2005-06-14

2005-06-14

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S156000

Reexamination Certificate

active

06906565

ABSTRACT:
A fast lock phase lock loop (PLL) with minimal phase disturbance when switching from wide bandwidth mode to narrow bandwidth mode including a phase frequency detector, a charge pump, a loop filter and a voltage controlled oscillator, and a sequencer circuit for, at a first time, initiating an increase in the charge pump current to increase the loop gain to widen the loop bandwidth and initiating a decrease in the resistance in the loop filter to increase the phase margin of the PLL in the wide bandwidth mode; at a second time, initiating a reduction in the charge pump current to reduce the loop gain and bandwidth, and; at a third time, initiating an increase in the resistance in the loop filter to increase the phase margin of the PLL in the narrow bandwidth mode.

REFERENCES:
patent: 4156855 (1979-05-01), Crowley
patent: 5590157 (1996-12-01), Schuur
patent: 6111470 (2000-08-01), Dufour
patent: 6842399 (2005-01-01), Harrison
Rhee, W., “Design of High-Performance CMOS Charge Pums in Phase-Locked Loops”, IEEE International Symposium on Circuits and Systems (ISCAS), 1999, vol. 2, pp. 545-548.
“An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump PLL's”, National Semiconductor Application Note 1001, Jul. 2001, pp. 1-8.
Byrd, et al.“A Fast Locking Scheme for PLL Frequency Synthesizers”, National Semiconductor Application Note 1000, Jul. 1995, pp. 1-6.
Curtin et al., “Phase Locked Loops for High-Frequency Receivers and Transmitters-Part 3”, Analog Dialogue 33-7 (1999), pp. 1-5.
Rhee et al., “A 1.1-GHz CMOS Fractional-NFrequency Synthesizer with a 3-b Third-Order Delta Sigma Modulator”; IEEE Journal of Solid-State Circuits, vol. 35, No. 10, Oct. 2000, pp 1453-1460.
Greshishchev et al., “SiGe Clock and Data Recovery IC with Linear-Type PLL for 10-Gb/s SONET Application”; IEEE Journal of Solid-State Circuits, vol. 35, No. 9, Sep. 2000, pp 1353-1359.
Bastos et al., “A 12-Bit Intrinsic Accuracy High-Speed CMOS DAC”; IEEE Journal of Solid-State Circuits, Vo. 33, No. 12, Dec. 1998, pp. 1959-1969.

Affiliated with

Also associated with

Rating

Fast lock phase lock loop and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast lock phase lock loop and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast lock phase lock loop and method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3511025