Fast lock circuit for a phase lock loop

Details Fast lock circuit for a phase lock loop Fast lock circuit for a phase lock loop

2007-03-29

2010-06-01

Pascal, Robert (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Tuning compensation

C331S011000, C331S017000, C331SDIG002, C327S157000

Reexamination Certificate

active

07728675

ABSTRACT:
A fast lock circuit for phase lock loop comprising a frequency detector, a phase frequency detector, a logic unit and a corresponding charge pump for the frequency and the phase frequency detectors. Embodiments of the present invention use the logic unit to relay signals from the phase frequency detector circuit to the charge pump when the PLL is in lock. The logic circuit relay signals from the frequency detector circuit before the PLL is in lock. As a result, a constant current is supplied to a large loop filter capacitor before lock. In one embodiment, additional logic circuit may be used to maximize the output current. Therefore, using the logic circuit to supply constant current charges the large loop filter capacitor continuously and avoids a slow down in charging the large loop filter. Accordingly, current is no longer wasted and the lock time is improved.

REFERENCES:
patent: 4061987 (1977-12-01), Nagahama
patent: 4378509 (1983-03-01), Hatchett et al.
patent: 4492934 (1985-01-01), Sugimoto
patent: 4535459 (1985-08-01), Hogge, Jr.
patent: 4588968 (1986-05-01), Wile
patent: 4593254 (1986-06-01), Coburn
patent: 4594564 (1986-06-01), Yarborough, Jr.
patent: 4773085 (1988-09-01), Cordell
patent: 4855683 (1989-08-01), Troudet et al.
patent: 4926447 (1990-05-01), Corsetto et al.
patent: 4940952 (1990-07-01), Kegasa
patent: 4943788 (1990-07-01), Laws et al.
patent: 5003599 (1991-03-01), Landry
patent: 5005191 (1991-04-01), O'Connor
patent: 5010559 (1991-04-01), O'Connor
patent: 5101203 (1992-03-01), Gersbach et al.
patent: 5120990 (1992-06-01), Koker
patent: 5138281 (1992-08-01), Boudewijns
patent: 5175767 (1992-12-01), Landry
patent: 5301196 (1994-04-01), Ewen et al.
patent: 5367544 (1994-11-01), Bruekheimer
patent: 5384551 (1995-01-01), Kennedy et al.
patent: 5418497 (1995-05-01), Martin
patent: 5436938 (1995-07-01), Pigeon
patent: 5506875 (1996-04-01), Nuckolls et al.
patent: 5512860 (1996-04-01), Huscroft et al.
patent: 5539345 (1996-07-01), Hawkins
patent: 5548251 (1996-08-01), Chou et al.
patent: 5574756 (1996-11-01), Jeong
patent: 5598424 (1997-01-01), Erickson et al.
patent: 5608734 (1997-03-01), Sandler et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5652531 (1997-07-01), Co et al.
patent: 5661763 (1997-08-01), Sands
patent: 5663665 (1997-09-01), Wang et al.
patent: 5666547 (1997-09-01), James et al.
patent: 5671223 (1997-09-01), Shachar et al.
patent: 5694056 (1997-12-01), Mahoney et al.
patent: 5694088 (1997-12-01), Dickson
patent: 5712580 (1998-01-01), Baumgartner et al.
patent: 5719908 (1998-02-01), Greeff et al.
patent: 5731723 (1998-03-01), Chen
patent: 5739709 (1998-04-01), Banno
patent: 5754080 (1998-05-01), Chen et al.
patent: 5757297 (1998-05-01), Ferraiolo et al.
patent: 5777567 (1998-07-01), Murata et al.
patent: 5778000 (1998-07-01), Dosiere et al.
patent: 5789947 (1998-08-01), Sato
patent: 5790607 (1998-08-01), Burke et al.
patent: 5799048 (1998-08-01), Farjad-Rad et al.
patent: 5808498 (1998-09-01), Donnelly et al.
patent: 5825209 (1998-10-01), Stark et al.
patent: 5834950 (1998-11-01), Co et al.
patent: 5838631 (1998-11-01), Mick
patent: 5838749 (1998-11-01), Casper et al.
patent: 5854794 (1998-12-01), Pawlowski
patent: 5910753 (1999-06-01), Bogdan
patent: 5926041 (1999-07-01), Duffy et al.
patent: 5933031 (1999-08-01), Konno
patent: 5936430 (1999-08-01), Patterson
patent: 5939901 (1999-08-01), Geddes
patent: 5950115 (1999-09-01), Momtaz et al.
patent: 5953386 (1999-09-01), Anderson
patent: 5955906 (1999-09-01), Yamaguchi
patent: 5960007 (1999-09-01), Grivna
patent: 5963058 (1999-10-01), Thomas
patent: 5963059 (1999-10-01), Partovi et al.
patent: 5977801 (1999-11-01), Boerstler
patent: 5982786 (1999-11-01), Grivna
patent: 6014042 (2000-01-01), Nguyen
patent: 6026134 (2000-02-01), Duffy et al.
patent: 6041090 (2000-03-01), Chen
patent: 6055286 (2000-04-01), Wu et al.
patent: 6060953 (2000-05-01), Tsai
patent: 6064235 (2000-05-01), Hayashi et al.
patent: 6075388 (2000-06-01), Dalmia
patent: 6075416 (2000-06-01), Dalmia
patent: 6081572 (2000-06-01), Filip
patent: 6100722 (2000-08-01), Dalmia
patent: 6147530 (2000-11-01), Nogawa
patent: 6265996 (2001-07-01), Duffy
patent: 6307413 (2001-10-01), Dalmia et al.
patent: 6310521 (2001-10-01), Dalmia
patent: 6366135 (2002-04-01), Dalmia et al.
patent: 6535527 (2003-03-01), Duffy
patent: 6940356 (2005-09-01), McDonald et al.
patent: 2005/0046490 (2005-03-01), Jasa et al.
USPTO Notice of Allowance for U.S. Appl. No. 09/471,576 (CD99062) dated Jun. 27, 2001; 1 page.
USPTO Non-Final Rejection for U.S. Appl. No. 09/471,576 (CD99062) dated Apr. 16, 2001; 3 pages.
Wang et al., “A 1Gb/s CMOS Clock and Data Recovery Circuit,” 1999 IEEE International Solid-State Circuits Conference, Feb. 1999, pp. 354-355; 2 pages.
U.S. Appl. No. 09/471,915 (CD99063): “Data Frequency Detector,” Dalmia et al., filed on Dec. 23, 1999; 22 pages.
U.S. Appl. No. 09/471,914 (CD99064): “Reference-Free Clock Generator and Data Recovery,” Kamal Dalmia, filed on Dec. 23, 1999; 28 pages.
U.S. Appl. No. 09/470,665 (CD99065): “Digital Phase/Frequency Detector, and Clock Generator and Data Recovery PLL Containing the Same,” Kamal Dalmia, filed on Dec. 23, 1999; 22 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/471,915 (CD99063) dated Oct. 19, 2001; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/471,915 (CD99063) dated Jun. 18, 2001; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/471,915 (CD99063) dated Jan. 19, 2001; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/471,914 (CD99064) dated Mar. 27, 2001; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/471,914 (CD99064) dated Feb. 1, 2001; 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/470,665 (CD99065) dated Sep. 24, 2003; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/470,665 (CD99065) dated Apr. 25, 2003; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/470,665 (CD99065) dated Nov. 21, 2002; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/283,058 (CD99004) dated Feb. 11, 2000; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 09/362,478 (CD99035) dated Mar. 28, 2000; 5 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/302,213 (CD99008) dated Feb. 9, 2000; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/302,214 (CD99007) dated Oct. 31, 2000; 2 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/302,214 (CD99007) dated Aug. 2, 2000; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/347,829 (CD98083) dated Jul. 28, 2000; 1 page.
USPTO Non-Final Rejection for U.S. Appl. No. 09/347,829 (CD98083) dated Apr. 20, 2000; 4 pages.
Sheen at al., “A 3.3 V 600MHZ—1.30 GHZ CMOS Phase-Locked Loop for Clock Synchronization of Optical Chip-to-Chip interconnects,” Mar. 1998, IEEE ISCAS, Circuits and Systems, vol. 4, pp. 429-432; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/879,287 (CD97048) dated Dec. 21, 1998; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/879,287 (CD97048) dated Nov. 3, 1998; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/879,287 (CD97048) dated Aug. 17, 1998; 6 pages.
Yang et al., “A 0.8-um CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links,” IEEE Journal of Solid-State Circuits, vol., 31, No. 12, Dec. 1996, pp. 2015-2023; 9 pages.
Chen et al., “FP 15.3: A 1.25Gb/s, 460mW CMOS Transceiver for Serial Data Communication,” Feb. 1997, IEEE International Solid-State Circuits Conference, pp. 242-243, 190-191, 422; 5 pages.
Fiedler et al., “FP 15.1: A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis,” Feb. 1997, IEEE International Solid-State Circuits Conference, pp. 238-239, 186-187, 420; 5 pages.
U.S. Appl. No. 08/878,714 (CD97026): “Phase Locked Loop (PLL) with Linear Parallel Sampling Phase Detector,” Navabi et al., filed Jun. 19, 1997; 26 pages.
Yang et al., “A 0.8-um CMOS 2.5 Gb/s Oversamped Receiver for Serial Links,” IEEE Journal of Solid-State Circuits, Feb. 1996,

Affiliated with

Also associated with

Rating

Fast lock circuit for a phase lock loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast lock circuit for a phase lock loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast lock circuit for a phase lock loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4232332