Fast IP packet classification with configurable processor

Details Fast IP packet classification with configurable processor Fast IP packet classification with configurable processor

2007-06-05

2007-06-05

Rao, Seema S. (Department: 2616)

Multiplex communications

Data flow congestion prevention or control

Flow control of data transmission through a network

C370S392000

Reexamination Certificate

active

10133689

ABSTRACT:
A novel solution for fast packet classification includes a novel data structure to store classifier rules which enables fast packet classification, which structure employs bitmaps for each field of the incoming packet for which classification is desired. A fast packet classification algorithm using the novel data structure allows the matching rule with the highest priority to be quickly obtained. A novel rule update algorithm allows new classifier rules to be added into the data structure incrementally. In one practical implementation of a classification engine employing the structures and algorithms of the present invention, a configurable processor with customized instructions is used to accelerate packet classification.

REFERENCES:
patent: 5951651 (1999-09-01), Lakshman et al.
patent: 6018524 (2000-01-01), Turner et al.
patent: 6141738 (2000-10-01), Munter et al.
patent: 6243720 (2001-06-01), Munter et al.
patent: 6341130 (2002-01-01), Lakshman et al.
patent: 6434144 (2002-08-01), Romanov
patent: 6563823 (2003-05-01), Przygienda et al.
patent: 6571313 (2003-05-01), Filippi et al.
patent: 6631419 (2003-10-01), Greene
patent: 6658482 (2003-12-01), Chen et al.
patent: 6697363 (2004-02-01), Carr
patent: 6717946 (2004-04-01), Hariguchi et al.
patent: 6782382 (2004-08-01), Lunteren
patent: 6798777 (2004-09-01), Ferguson et al.
patent: 6963924 (2005-11-01), Huang et al.
patent: 6970462 (2005-11-01), McRae
patent: 6975631 (2005-12-01), Kastenholz
patent: 6980552 (2005-12-01), Belz et al.
patent: 2002/0002549 (2002-01-01), Lunteren
patent: 2002/0080798 (2002-06-01), Hariguchi et al.
patent: 2002/0118682 (2002-08-01), Choe
patent: 2006/0039374 (2006-02-01), Belz et al.
Chiueh et al., “High-Performance IP Routing Table Lookup Using CPU Caching”, IEEE, pp. 1421-1427, 1999.
Degermark et al., “Small Forwarding Tables for Fast Routing Lookups”, ACM, pp. 3-13, 1997.
Gupta et al., “Routing Lookups in Hardware at Memory Access Speeds”, IEEE, pp. 1240-1246, 1998.
Huang et al., “A Novel IP-Routing Lookup Scheme and Hardware Architecture for Multigigabit Switching Routers”, IEEE J. on Selected Areas in Communications, 17(6):1093-1104, Jun. 1999.
Srinivasan et al., “Fast Address Lookups Using Controlled Prefix Expansion”, pp. 1-37.

Affiliated with

Also associated with

Rating

Fast IP packet classification with configurable processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast IP packet classification with configurable processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast IP packet classification with configurable processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3833750