Boots – shoes – and leggings
Patent
1996-09-17
1997-07-01
Asta, Frank J.
Boots, shoes, and leggings
395427, 395445, 395468, 395473, 364DIG1, G06F 1300
Patent
active
056447531
ABSTRACT:
A multiprocessor computer system has data processors and a main memory coupled to a system controller. Each data processor has a cache memory. Each cache memory has a cache controller with two ports for receiving access requests. A first port receives access requests from the associated data processor and a second port receives access requests from the system controller. All cache memory access requests include an address value; access requests from the system controller also include a mode flag. A comparator in the cache controller processes the address value in each access request and generates a hit/miss signal indicating whether the data block corresponding to the address value is stored in the cache memory. The cache controller has two modes of operation, including a first standard mode of operation in which read/write access to the cache memory is preceded by generation of the hit/miss signal by the comparator, and a second accelerated mode of operation in which read/write access to the cache memory is initiated without waiting for the comparator to process the access request's address value. The first mode of operation is used for all access requests by the data processor and for system controller access requests when the mode flag has a first value. The second mode of operation is used for the system controller access requests when the mode flag has a second value distinct from the first value.
REFERENCES:
patent: 4228503 (1980-10-01), Waite et al.
patent: 5274790 (1993-12-01), Suzuki
patent: 5388224 (1995-02-01), Maskas
Alpert, D., et al., "Architecture of the NS32532 Microprocessor", 1987 IEEE International Conference on Computer Design: VLSI in Computers & Processors, No. 1987, Oct. 5, 1987, pp. 168-172.
Jung-Herng Chang et al, "A Second-Level Cache Controller for A Super-Scalar SPARC Processor", Compcon 92, Intellectual Leverage, Feb. 24-28 1992, No. Conf. 37, Feb. 24, 1992, IEEE, pp. 142-151.
Ebrahim Zahir
Nishtala Satyanarayana
Normoyle Kevin
Van Loo William C.
Asta Frank J.
Sun Microsystems Inc.
Williams Gary S.
LandOfFree
Fast, dual ported cache controller for data processors in a pack does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast, dual ported cache controller for data processors in a pack, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast, dual ported cache controller for data processors in a pack will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-606135