Boots – shoes – and leggings
Patent
1997-04-04
1998-04-21
Mai, Tan V.
Boots, shoes, and leggings
36474803, G06F 738
Patent
active
057425370
ABSTRACT:
A pipelined floating point processor including an add pipe for performing floating point additions is described. The add pipe includes a circuit to predict a normalization shift amount from examination of input operands, a circuit to determine the "Sticky bit" from the input operands, and a rounding adder which adds a pair of operands and rounds the result in a single pipeline stage operation. The rounding adder incorporates effects due to rounding in select logic for a series of carry select adders. The adder also aligns the datapath to permit economical storage and retrieval of floating point and integer operands for floating point or conversions operations. The floating point processor also includes in the adder pipeline a divider circuit include a quotient register having overflow quotient bit positions to detect the end of a division operation.
REFERENCES:
patent: H1222 (1993-08-01), Brown et al.
patent: 4928259 (1990-05-01), Galbi et al.
patent: 5260889 (1993-11-01), Palaniswami
patent: 5434809 (1995-07-01), Taniguchi
Ellis John J.
Fischer Timothy C.
Kroesen Patricia L.
Wolrich Gilbert M.
Drozenski Diane C.
Fisher Arthur W.
Hudgens Ronald C.
Mai Tan V.
LandOfFree
Fast determination of floating point sticky bit from input opera does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast determination of floating point sticky bit from input opera, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast determination of floating point sticky bit from input opera will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2065008