Fast determination of carry inputs from lower order product for

Details Fast determination of carry inputs from lower order product for Fast determination of carry inputs from lower order product for

1997-09-18

1999-03-30

Mai, Tan V.

Boots, shoes, and leggings

36476003, G06F 752

Patent

active

058896929

ABSTRACT:
A multiplier in a floating point processor includes a circuit to determine for each bit of the multiplier operand a 3 times booth recode and a booth recode multiplier array which implements a 3 times booth recode multiplication. The multiplier includes logic to determine a fast sign extend to replace bit positions shifted in the array as well as a rounding adder to provide a rounded result while determining the final result from the booth recode multiplier. The multiplier also includes a circuit to determine a contribution to the final multiplication result from a lower order product with out forming the entire product.

REFERENCES:
patent: 4229800 (1980-10-01), Gregorian et al.
patent: 4748582 (1988-05-01), New et al.
patent: 5119325 (1992-06-01), Viot et al.
patent: 5251167 (1993-10-01), Simmonds et al.
patent: 5260889 (1993-11-01), Palaniswami
patent: 5262976 (1993-11-01), Young et al.
patent: 5426599 (1995-06-01), Machida
patent: 5434809 (1995-07-01), Taniguchi
patent: 5444647 (1995-08-01), Komoda
patent: 5500812 (1996-03-01), Saishi et al.
patent: 5506799 (1996-04-01), Nakao
patent: 5521855 (1996-05-01), Yamazaki

Affiliated with

Also associated with

Rating

Fast determination of carry inputs from lower order product for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast determination of carry inputs from lower order product for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast determination of carry inputs from lower order product for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1220552