Excavating
Patent
1991-10-31
1997-06-10
Beausoliel, Jr., Robert W.
Excavating
371 404, G11C 2900
Patent
active
056383851
ABSTRACT:
A memory device having an on-chip ECC system includes an array of memory cells, some of which have wider transistors than others so that they have faster access speeds. Data bits are written into ordinary memory cells and the check bits are written into the faster cells in order to make up for the delay associated with the calculation of the check bits.
REFERENCES:
patent: 4333168 (1982-06-01), Mashiko et al.
patent: 4335459 (1982-06-01), Miller
patent: 4833648 (1989-05-01), Scharrer et al.
patent: 4862462 (1989-08-01), Zulian
patent: 4985644 (1991-01-01), Okihara et al.
patent: 5285323 (1994-02-01), Hetherington et al.
Morris, D, "ECC Chip Reduces Error Rate in Dynamic Rams", Computer Design, vol. 19, 19 0, pp. 137-142.
"Selector-Line Merged Built-In ECC Technique for DRAM's" IEEE Journal of Solid-State Circuits, Oct., 1987 vol. SC-22.
"Circuit Technologies for 16Mb DRAMs", Feb. 25, 1987 1987 IEEE International Solid State Circuits Conference.
"A Built-In Hamming Code ECC Circuit for DRAM's", Feb., 1989 IEEE Journal of Solid-State Circuits, vol. 24, No. 1.
"An Experimental 1Mb Cache Dram with ECC", Author: Asakura, et al.
"A Speed Enhancement Dram Array Architecture with Embedded ECC", Author: Arimoto, et al.
Fifield John A.
Galbi Duane E.
Lee Hsing-San
Beausoliel, Jr. Robert W.
International Business Machines - Corporation
Tu Trinh L.
LandOfFree
Fast check bit write for a semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast check bit write for a semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast check bit write for a semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-770897