Fast and wire multiplexing circuits

Miscellaneous active electrical nonlinear devices – circuits – and – Gating – Converging with plural inputs and single output

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S409000, C326S105000, C326S108000

Reexamination Certificate

active

06995600

ABSTRACT:
An apparatus for a multiplexor circuit includes a passgate circuit coupled to receive input signals and corresponding select signals comprising a subset of the input signals and select signals received by the multiplexor. The apparatus also includes a default circuit coupled to receive the select signals and coupled to an output node of the passgate circuit. If none of the select signals is asserted, the default circuit supplies a default voltage on the output node. Other passgate circuits and default circuits may be included coupled to other subsets of the input signals and select signals, and an output circuit may be included with inputs coupled to the output nodes of the passgate circuits. The default voltage may represent a logical value which allows the value from another passgate circuit to control the output of the output circuit.

REFERENCES:
patent: 3654394 (1972-04-01), Gordon
patent: 5243599 (1993-09-01), Barrett et al.
patent: 5646558 (1997-07-01), Jamshidi
patent: 5789966 (1998-08-01), Bechade
patent: 5920202 (1999-07-01), Young et al.
patent: 6066978 (2000-05-01), Kadowaki
patent: 6081135 (2000-06-01), Goodnow et al.
patent: 6118300 (2000-09-01), Wittig et al.
patent: 6388466 (2002-05-01), Wittig et al.
patent: 6556042 (2003-04-01), Kaviani
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Weste, et al., “Principles of CMOS VLSI Deisgn,” A Systems Perspective, Addison-Wesley Publishing Company, Jun. 1988, 5 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
International Search Report for EP Application No. 02 015 278.1, mailed Oct. 28, 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Fast and wire multiplexing circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast and wire multiplexing circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast and wire multiplexing circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3657603

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.