Fast and efficient circuit for identifying errors introduced in

Details Fast and efficient circuit for identifying errors introduced in Fast and efficient circuit for identifying errors introduced in

1991-04-02

1995-01-24

Atkinson, Charles E.

Excavating

G06F 1110, H03M 1300

Patent

active

053847865

ABSTRACT:
Apparatus and methods are disclosed for providing an improved system for identifying the location and value of errors introduced in binary data encoded using Reed-Solomon and related codes and to detect miscorrections of such codes with an auxiliary code. The invention employs an architecture based on a microcode engine that is specialized for error identification and that supports interleaved codewords. This architecture can be efficiently fabricated as an integrated circuit, yet is capable of identifying multiple introduced errors "on the fly" i.e. with performance sufficient to not significantly slow the process of reading from data storage or transmission subsystems such as, but not limited to, optical disks. In the preferred embodiment, a new two-step method of error syndrome computation is employed to reduce circuit cost and complexity. An improved iterative algorithm is provided which reduces circuit cost and complexity and decreases the time required to generate the error locator polynomial. Cyclic redundancy check (CRC) information is adjusted as introduced errors are identified during the Chien search, thus reducing the time required to protect against ECC miscorrection. Externally-specified error thresholds allow detection of excessive numbers of errors.

REFERENCES:
patent: 4410989 (1983-10-01), Berlekamp
patent: 4763332 (1988-08-01), Glover
patent: 4839896 (1989-06-01), Glover et al.
"Standard ECMA-154, Data Interchange on 90mm Optical Disk Cartridges, Read Only and Rewritable, MO" by ECMA European Computer Manufacturers Association, published Jun. 1991, pp. 35-42, 79-88.
"Information Exchange", ISO/IEC JTC 1/SC 23N, pp. 53-57.
"CL-SM330 Preliminary Data Sheet" by Cirrus Logic, Inc. published Apr., 1991.
"CL-SM331 Preliminary Data Sheet" by Cirrus Logic, Inc. published Apr., 1991.
A Decoding Procedure for the Reed-Solomon Codes by Raymond S. Lim; Aug. 1978; pp. 12-15.
Inversionless Decoding of Binary BCH Codes by Herbert O. Burton; Jul. 1971; vol. IT-17, pp. 464-466.

Affiliated with

Also associated with

Rating

Fast and efficient circuit for identifying errors introduced in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast and efficient circuit for identifying errors introduced in , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast and efficient circuit for identifying errors introduced in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1472891