Fast alignment unit for multiply-add floating point unit

Details Fast alignment unit for multiply-add floating point unit Fast alignment unit for multiply-add floating point unit

1996-10-08

1998-08-04

Ngo, Chuong Dinh

Boots, shoes, and leggings

36471504, 36471508, G06F 700, G06F 738

Patent

active

057904448

ABSTRACT:
A floating point arithmetic unit performs a multiply-add function B+(A*C) in which an alignment shifter is responsive to an input signal representative of the B mantissa. The shifter includes a sequential stack of multiplexers, typically three (3), for shifting the B mantissa to align it with the A*C product, and a complementer contained between two of the multiplexers to invert the signals when B is a negative number. A shift amount generator responsive to the A, B and C exponents produces control signals for the multiplexers. The shift amount generator includes a multiple input adder utilizing carry save adder and carry lookahead adder techniques to minimize delay, and separate decoders for each multiplexer or group of multiplexers. The generator also includes a Leading Zeros Anticipator (LZA) circuit for the most significant bits to limit shift amount signals that are within the shifting range of the shifter, which reduces the delay attributed to the carry lookahead adder. The multiplexers are arranged in a sequence such that the control signals for the first multiplexers are dependent only on the least significant bits and thus can be generated earliest, and therefore the delay of these multiplexers and the delay of the complementer is in parallel with the delay for producing the control signals to the last multiplexers.

REFERENCES:
patent: 3810115 (1974-05-01), Stafford
patent: 4841467 (1989-06-01), Ho et al.
patent: 4852037 (1989-07-01), Aoki
patent: 4916651 (1990-04-01), Gill et al.
patent: 4969118 (1990-11-01), Montoye et al.
patent: 4999802 (1991-03-01), Cocanougher et al.
patent: 5130940 (1992-07-01), Omote
patent: 5241493 (1993-08-01), Cha et al.
patent: 5375078 (1994-12-01), Hrusecky et al.
patent: 5517438 (1996-05-01), Dao-Trong et al.

Affiliated with

Also associated with

Rating

Fast alignment unit for multiply-add floating point unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast alignment unit for multiply-add floating point unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast alignment unit for multiply-add floating point unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1185193