Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1998-07-29
2000-02-22
Nelms, David
Static information storage and retrieval
Addressing
Plural blocks or banks
395405, G11C 800
Patent
active
060288108
ABSTRACT:
Respective ones of a plurality of memory array blocks are rendered drivable independently of each other under control of an array activation control circuit. When data is read from one array block under control of the array activation control circuit, the data can be transferred to another array block by selecting and coupling a column in the other array block to a global I/O bus.
REFERENCES:
patent: 4090254 (1978-05-01), Ho et al.
patent: 4238841 (1980-12-01), Clemen et al.
patent: 4939733 (1990-07-01), Furutani
patent: 4999814 (1991-03-01), Hashimoto
patent: 5229971 (1993-07-01), Kiryu et al.
patent: 5323488 (1994-06-01), Udagawa
patent: 5373475 (1994-12-01), Nagase
patent: 5410664 (1995-04-01), Brooks et al.
patent: 5418754 (1995-05-01), Sakakibara
patent: 5499215 (1996-03-01), Hatta
patent: 5526128 (1996-06-01), Fujiki et al.
patent: 5544105 (1996-08-01), Hirose et al.
Mitsubishi Denki & Kabushiki Kaisha
Nelms David
Tran M.
LandOfFree
Fast accessible dynamic type semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast accessible dynamic type semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast accessible dynamic type semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-525942